{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T20:17:56Z","timestamp":1792786676212,"version":"4.5.0"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-18-2-0032"],"award-info":[{"award-number":["HR0011-18-2-0032"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1564302"],"award-info":[{"award-number":["CCF-1564302"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100017850","name":"NXP Semiconductors","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100017850","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007053","name":"Mentor Graphics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007053","id-type":"DOI","asserted-by":"publisher"}]},{"name":"C-DEN Center"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcad.2021.3093015","type":"journal-article","created":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T15:54:10Z","timestamp":1624982050000},"page":"1495-1508","source":"Crossref","is-referenced-by-count":25,"title":["PROBE2.0: A Systematic Framework for Routability Assessment From Technology to Design in Advanced Nodes"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-8390","authenticated-orcid":false,"given":"Chung-Kuan","family":"Cheng","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4490-5018","authenticated-orcid":false,"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7489-8835","authenticated-orcid":false,"given":"Hayoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Device Solutions Disivion, Samsung Electronics Company, Ltd., Hwaseong, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6488-4349","authenticated-orcid":false,"given":"Minsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0778-0110","authenticated-orcid":false,"given":"Daeyeal","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1508-3315","authenticated-orcid":false,"given":"Dongwon","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6772-3930","authenticated-orcid":false,"given":"Mingyu","family":"Woo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753259"},{"key":"ref3","first-page":"1","article-title":"DTCO exploration for efficient standard cell power rails","volume-title":"Proc. SPIE Design Process Technol. Cooptim. Manuf. XIII","volume":"10588","author":"Chava"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514942"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2018.8373272"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180592"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962782"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036672"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2018.12.010"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2307\/2699986"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10994-006-6226-1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2018.01.013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266126"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.273752"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744839"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2925989"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2910579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750072"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3225209.3225210"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105307"},{"key":"ref23","first-page":"3146","article-title":"LightGBM: A highly efficient gradient boosting decision tree","volume-title":"Proc. NIPS","author":"Ke"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037885"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317868"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593181"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.2307\/2344614"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309752"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2977066"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001395"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309744"},{"key":"ref33","volume-title":"Semiconductor device having buried power rail","author":"Sengupta","year":"2017"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062302"},{"key":"ref35","first-page":"1","article-title":"Track height reduction for standard-cell in below 5nm node: How low can you go?","volume-title":"Proc. SPIE Design Process Technol. Cooptim. Manuf. XII","volume":"10588","author":"Sherazi"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514569"},{"key":"ref37","first-page":"1","article-title":"Low track height standard cell design in IN7 using scaling boosters","volume-title":"Proc. SPIE","volume":"10148","author":"Ma"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS47518.2019.8953119"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref40","first-page":"5","article-title":"Semiconductor technology: A system perspective","volume-title":"Proc. ACM\/IEEE Design Autom. Conf.","author":"Wong"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062214"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.79"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7274019"},{"key":"ref45","volume-title":"An Open-Source Knight\u2019s Tour Solver by Warnsdorff-Rule Algorithm","year":"2020"},{"key":"ref46","volume-title":"Cadence Innovus User Guide","year":"2020"},{"key":"ref47","volume-title":"GNU Parallel","author":"Tange","year":"2018"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3491087.3493674"},{"key":"ref49","volume-title":"LEF\/DEF Reference 5.8","year":"2020"},{"key":"ref50","volume-title":"Liberty Library Format","year":"2020"},{"key":"ref51","volume-title":"OpenCores: Open Source IP-Cores","year":"2021"},{"key":"ref52","volume-title":"RentCon: Rent Parameter Evaluation Using Different Methods","author":"Jeong","year":"2021"},{"key":"ref53","volume-title":"SMT-Based Standard-Cell Layout Generator for PROBE2.0","author":"Cheng","year":"2021"},{"key":"ref54","volume-title":"Synopsys Design Compiler User Guide","year":"2020"},{"key":"ref55","volume-title":"Synopsys IC Compiler II User Guide","year":"2020"},{"key":"ref56","volume-title":"The OpenROAD Project GitHub Repository","year":"2020"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9760497\/9467334-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9760497\/09467334.pdf?arnumber=9467334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T18:17:50Z","timestamp":1704997070000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9467334\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":56,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3093015","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}