{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:05:58Z","timestamp":1767837958090,"version":"3.49.0"},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"Software and Hardware Foundations Program of the U.S. National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcad.2021.3093832","type":"journal-article","created":{"date-parts":[[2021,6,30]],"date-time":"2021-06-30T19:47:54Z","timestamp":1625082474000},"page":"1744-1756","source":"Crossref","is-referenced-by-count":8,"title":["An Adaptive Memory-Side Encryption Method for Improving Security and Lifetime of PCM-Based Main Memory"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4213-7657","authenticated-orcid":false,"given":"Morteza","family":"Soltani","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7098-6440","authenticated-orcid":false,"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-2007","authenticated-orcid":false,"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2677-7307","authenticated-orcid":false,"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-2163-8_6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416627"},{"key":"ref3","volume-title":"Inetrnational Roadmap for Devices and Systems","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref6","first-page":"1","article-title":"Understanding the trade-offs in multi-level cell ReRAM memory design","volume-title":"Proc. 50th ACM\/EDAC\/IEEE Design Autom. Conf. (DAC)","author":"Xu"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902980"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2022.3174253"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139192255"},{"key":"ref12","first-page":"347","article-title":"Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Cho"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000086"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.10"},{"key":"ref16","first-page":"1","article-title":"The next generation AMD enterprise server product architecture","volume-title":"Proc. IEEE Hot Chips","volume":"29","author":"Lepak"},{"issue":"86","key":"ref17","first-page":"1","article-title":"Intel SGX explained","volume":"2016","author":"Costan","year":"2016","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2642180"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/THS.2010.5655081"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694387"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0034-5"},{"issue":"1","key":"ref22","article-title":"A new approach to enhance avalanche effect in AES to improve computer security","volume":"5","author":"Singh","year":"2015","journal-title":"J. Inf. Technol. Softw. Eng."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2943073"},{"key":"ref24","first-page":"1","article-title":"Defining anomalous behavior for phase change memory","volume-title":"Proc. Workshop Use Emerg. Storage Memory Technol. Conjunction HPCA","author":"Chhabra"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816014"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062329"},{"key":"ref29","volume-title":"Improved Security for Non-Volatile Main Memory","author":"Haber","year":"2017"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927117"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304368"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815980"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342085"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898087"},{"key":"ref35","volume-title":"Anti-tamper Active Shield","year":"2019"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2011.62"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref38","first-page":"1","article-title":"Attacking antivirus","volume-title":"Proc. Black Hat Europe Conf.","author":"Xue"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2679710"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485970"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926977"},{"key":"ref42","volume-title":"DDR3L SDRAM 4Gb_DDR3L.pdf\u2014Rev. I 9\/13 EN ed.","author":"Sdram","year":"2011"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref44","volume-title":"Learning memory access patterns","author":"Hashemi","year":"2018"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136508"},{"key":"ref47","article-title":"Time series classification with recurrent neural networks","volume-title":"Proc. 3rd ECML\/PKDD Workshop Adv. Anal. Learn. Temporal Data","author":"Smirnov"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref49","volume-title":"Empirical evaluation of gated recurrent neural networks on sequence modeling","author":"Chung","year":"2014"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref51","volume-title":"Eugnis\/Spectre-Attack","year":"2019"},{"key":"ref52","volume-title":"NanGate\u2014The Standard Cell Library Optimization Company","year":"2016"},{"key":"ref53","article-title":"CACTI 5.1","author":"Thoziyoor","year":"2008"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2947639"},{"key":"ref55","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Li"},{"key":"ref56","volume-title":"Keras Simple. Flexible. Powerful","year":"2015"},{"key":"ref57","volume-title":"NVIDIA Tesla GPUs","year":"2018"},{"key":"ref58","volume-title":"Autonomio Talos [Computer Software]","year":"2020"},{"key":"ref59","volume-title":"Optimizing Applications for Multi-Core Processors, Using the Intel Integrated Performance Primitives","author":"Taylor","year":"2007"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9778249\/9468684-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9778249\/09468684.pdf?arnumber=9468684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:20:20Z","timestamp":1705015220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9468684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":59,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3093832","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}