{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:01:56Z","timestamp":1784905316411,"version":"3.55.0"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFB0906000"],"award-info":[{"award-number":["2020YFB0906000"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFB0906001"],"award-info":[{"award-number":["2020YFB0906001"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcad.2021.3093835","type":"journal-article","created":{"date-parts":[[2021,6,30]],"date-time":"2021-06-30T19:47:54Z","timestamp":1625082474000},"page":"1902-1915","source":"Crossref","is-referenced-by-count":10,"title":["Acceleration-Aware Fine-Grained Channel Pruning for Deep Neural Networks via Residual Gating"],"prefix":"10.1109","volume":"41","author":[{"given":"Kai","family":"Huang","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2846-781X","authenticated-orcid":false,"given":"Siang","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7525-9672","authenticated-orcid":false,"given":"Bowen","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0405-6290","authenticated-orcid":false,"given":"Luc","family":"Claesen","sequence":"additional","affiliation":[{"name":"Engineering Technology-Electronics-ICT Department, University of Hasselt, Diepenbeek, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Yao","sequence":"additional","affiliation":[{"name":"Digital Grid Research Institute, CSG, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junjian","family":"Chen","sequence":"additional","affiliation":[{"name":"Digital Grid Research Institute, CSG, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6283-2262","authenticated-orcid":false,"given":"Xiaowen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhili","family":"Liu","sequence":"additional","affiliation":[{"name":"Product Center Department, sec-chip, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongliang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1135","article-title":"Learning both weights and connections for efficient neural networks","volume-title":"Advances in Neural Information Processing Systems","author":"Han","year":"2015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00161"},{"key":"ref4","volume-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2016"},{"key":"ref5","first-page":"1","article-title":"Incremental network quantization: Towards lossless CNNs with low-precision weights","volume-title":"Proc. Int. Conf. Learn. Represent. ICLR","author":"Zhou"},{"key":"ref6","first-page":"2654","article-title":"Do deep nets really need to be deep?","volume-title":"Advances in Neural Information Processing Systems","author":"Ba","year":"2014"},{"key":"ref7","volume-title":"Distilling the knowledge in a neural network","author":"Hinton","year":"2015"},{"key":"ref8","volume-title":"NVDLA Deep Learning Accelerator","year":"2017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"ref10","first-page":"1","article-title":"Sparsely-connected neural networks: Towards efficient VLSI implementation of deep neural networks","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Ardakani"},{"key":"ref11","first-page":"1","article-title":"Deep gradient compression: Reducing the communication bandwidth for distributed training","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Lin"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5555\/3157096.3157329"},{"key":"ref13","first-page":"1","article-title":"Pruning filters for efficient ConvNets","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Li"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378534"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref17","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Simonyan"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.541"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2018\/309"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2019.00360"},{"key":"ref22","first-page":"2130","article-title":"Gate decorator: Global filter pruning method for accelerating deep convolutional neural networks","volume-title":"Advances in Neural Information Processing Systems","author":"You","year":"2019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00158"},{"key":"ref24","volume-title":"Network trimming: A data-driven neuron pruning approach towards efficient deep architectures","author":"Hu","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00447"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00160"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.298"},{"key":"ref28","first-page":"2262","article-title":"Learning the number of neurons in deep networks","volume-title":"Advances in Neural Information Processing Systems","author":"Alvarez","year":"2016"},{"key":"ref29","first-page":"1","article-title":"Pruning convolutional neural networks for resource efficient inference","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Molchanov"},{"key":"ref30","first-page":"13681","article-title":"Autoprune: Automatic network pruning by regularizing auxiliary parameters","volume-title":"Advances in Neural Information Processing Systems","author":"Xiao","year":"2019"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00508"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00208"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00939"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00932"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00153"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.1980.1102314"},{"key":"ref37","first-page":"1","article-title":"Speeding-up convolutional neural networks using fine-tuned CP-decomposition","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Lebedev"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.5244\/C.28.88"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/BIGCOMP.2017.7881725"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2015.2502579"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00572"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00804"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317757"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317829"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304076"},{"key":"ref47","first-page":"1","article-title":"Rethinking the smaller-norm-less-informative assumption in channel pruning of convolution layers","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Ye"},{"key":"ref48","first-page":"3703","article-title":"Beyond filters: Compact feature map for portable deep model","volume-title":"Proc. Int. Conf. Mach. Learn.","volume":"70","author":"Wang"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.2307\/2346830"},{"key":"ref50","first-page":"4107","article-title":"Binarized neural networks","volume-title":"Advances in Neural Information Processing Systems","author":"Hubara","year":"2016"},{"key":"ref51","volume-title":"Scale-Sim: Systolic CNN accelerator simulator","author":"Samajdar","year":"2018"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.5555\/3454287.3455008"},{"key":"ref54","first-page":"1","article-title":"GAMMA: Automating the HW mapping of DNN models on accelerators via genetic algorithm","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design","author":"Kao"},{"issue":"4","key":"ref55","article-title":"Learning multiple layers of features from tiny images","volume":"1","author":"Krizhevsky","year":"2009","journal-title":"Handbook of Systemic Autoimmune Diseases"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref57","volume-title":"Pretrained Model Zoo","year":"2020"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9778249\/09468650.pdf?arnumber=9468650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:34:00Z","timestamp":1705016040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9468650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":57,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3093835","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}