{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T08:39:21Z","timestamp":1780994361051,"version":"3.54.1"},"reference-count":67,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7846"],"award-info":[{"award-number":["FA8650-18-2-7846"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcad.2021.3096794","type":"journal-article","created":{"date-parts":[[2021,7,13]],"date-time":"2021-07-13T20:28:58Z","timestamp":1626208138000},"page":"1878-1887","source":"Crossref","is-referenced-by-count":5,"title":["OPDB: A Scalable and Modular Design Benchmark"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7614-3815","authenticated-orcid":false,"given":"Georgios","family":"Tziantzioulis","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ting-Jung","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1443-1373","authenticated-orcid":false,"given":"Jonathan","family":"Balkind","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of California at Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4080-1876","authenticated-orcid":false,"given":"Jinzheng","family":"Tu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5191-4430","authenticated-orcid":false,"given":"Fei","family":"Gao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Wentzlaff","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"NSF Workshop: Electronic Design Automation\u2014Past, Present, and Future","author":"Brayton","year":"2009"},{"key":"ref2","volume-title":"Transistors to Transformations: From Sand to Circuits\u2014How Intel Makes Chips","year":"2012"},{"key":"ref3","volume-title":"To Power A.I., Start-Up Creates a Giant Computer Chip","year":"2019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369727"},{"key":"ref5","volume-title":"Inside Pascal","year":"2016"},{"key":"ref6","volume-title":"Inside Volta","year":"2017"},{"key":"ref7","volume-title":"Radeon RX Vega 64","year":"2017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23096-7_7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref10","volume-title":"A Generic Pipelined FFT Core Generator","author":"Gisselquist","year":"2018"},{"key":"ref11","volume-title":"Gaussian Noise Generator Core Specification","author":"Liu","year":"2015"},{"key":"ref12","volume-title":"OpenCores","year":"2020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2764908"},{"key":"ref14","volume-title":"Chip placement with deep reinforcement learning","author":"Mirhoseini","year":"2020"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref17","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN","volume-title":"Proc. Int. Symp. Circuits Syst.","author":"Brglez"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref19","article-title":"Logic synthesis and optimization benchmarks","author":"Yang","year":"1988"},{"key":"ref20","article-title":"Logic synthesis and optimization benchmarks user guide: Version 3.0","author":"Yang","year":"1991"},{"key":"ref21","article-title":"IWLS\u201993 benchmark set: Version 4.0","author":"McElvain","year":"1993"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274546"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896483"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505392"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309969"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195099"},{"key":"ref28","volume-title":"IWLS 2005 Benchmarks","author":"Albrecht","year":"2005"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3299902"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887922"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960429"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228500"},{"key":"ref33","volume-title":"CAD contest at ICCAD","year":"2017"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451959"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref37","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Logic Synth.","author":"Amaru"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717785"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177562"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3311067"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591540"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127678"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300026"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160949"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228380"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/43.728919"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858313"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2952348"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640022"},{"key":"ref51","first-page":"1","article-title":"OpenPiton+Ariane: The first open-source, SMP Linux-booting RISC-V system scaling from one to many cores","volume-title":"Proc. 3rd Workshop Comput. Archit. Res. RISC-V","author":"Balkind"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00070"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378479"},{"key":"ref55","volume-title":"OpenPiton Research Platform","year":"2016"},{"key":"ref56","first-page":"1","article-title":"A scalable approach to IP management with FuseSoC","volume-title":"Proc. Workshop Open Source Design Autom. (OSDA)","author":"Kindgren"},{"key":"ref57","article-title":"Icarus Verilog: Open-source Verilog more than a year later","volume":"99","author":"Williams","year":"2002","journal-title":"Linux J."},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.36"},{"key":"ref59","volume-title":"OpenSPARC T1 Microarchitecture Specification","year":"2008"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.43"},{"key":"ref61","volume-title":"sv2v","author":"Snow","year":"2019"},{"key":"ref62","volume-title":"Nangate 45nm Open Cell Library","year":"2010"},{"key":"ref63","volume-title":"Yosys Open SYnthesis Suite","author":"Wolf","year":"2019"},{"key":"ref64","volume-title":"LSOracle","year":"2019"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116534"},{"key":"ref66","first-page":"1","article-title":"Bridging academic open-source EDA to real-world usability","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Rovinski"},{"key":"ref67","volume-title":"OPDB: OpenPiton Design Benchmark Suite","year":"2019"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9778249\/09481916.pdf?arnumber=9481916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:43:24Z","timestamp":1705013004000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9481916\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":67,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3096794","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}