{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:50:49Z","timestamp":1782971449703,"version":"3.54.5"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100010663","name":"European Research Council (ERC) through the European Union\u2019s Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["716562"],"award-info":[{"award-number":["716562"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002428","name":"SIC Project of the Austrian Science Fund","doi-asserted-by":"publisher","award":["P26436-N30"],"award-info":[{"award-number":["P26436-N30"]}],"id":[{"id":"10.13039\/501100002428","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Digicosme Working Group HicDiesMeus"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1109\/tcad.2021.3097599","type":"journal-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T20:19:13Z","timestamp":1629836353000},"page":"2518-2531","source":"Crossref","is-referenced-by-count":6,"title":["Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5765-0301","authenticated-orcid":false,"given":"Matthias","family":"Fugger","sequence":"first","affiliation":[{"name":"CNRS & LMF, ENS Paris-Saclay, Université Paris-Saclay & Inria, Gif-sur-Yvette, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9348-4048","authenticated-orcid":false,"given":"Attila","family":"Kinali","sequence":"additional","affiliation":[{"name":"Department D1, Max Planck Institute for Informatics (Saarland Informatics Campus), Saarbrücken, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3290-0674","authenticated-orcid":false,"given":"Christoph","family":"Lenzen","sequence":"additional","affiliation":[{"name":"Department D1, Max Planck Institute for Informatics (Saarland Informatics Campus), Saarbrücken, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8712-9768","authenticated-orcid":false,"given":"Ben","family":"Wiederhake","sequence":"additional","affiliation":[{"name":"Department D1, Max Planck Institute for Informatics (Saarland Informatics Campus), Saarbrücken, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269036"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617415"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063931"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825120"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859879"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231033"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237972"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2357428"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278722"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870925"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2016.14"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927229"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2016.19"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.10"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2808185"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.982426"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/9780470517147"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9832686\/09486921.pdf?arnumber=9486921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:13:15Z","timestamp":1705014795000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9486921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3097599","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,8]]}}}