{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:18:22Z","timestamp":1784906302411,"version":"3.55.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"SERB CRG Project, DST, Government of India","award":["CRG\/2019\/006362"],"award-info":[{"award-number":["CRG\/2019\/006362"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcad.2021.3099438","type":"journal-article","created":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T21:57:30Z","timestamp":1627336650000},"page":"1704-1715","source":"Crossref","is-referenced-by-count":10,"title":["Clock-Gated Variable Frequency Signaling to Alleviate Power Supply Noise in a Packaged IC"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1968-1622","authenticated-orcid":false,"given":"Pritam","family":"Bhattacharjee","sequence":"first","affiliation":[{"name":"Integrated Circuit and System Lab, National Institute of Technology Arunachal Pradesh, Yupia, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prerna","family":"Rana","sequence":"additional","affiliation":[{"name":"Integrated Circuit and System Lab, National Institute of Technology Arunachal Pradesh, Yupia, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3933-3008","authenticated-orcid":false,"given":"Bidyut K.","family":"Bhattacharyya","sequence":"additional","affiliation":[{"name":"Packaging Research Center, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4775-8591","authenticated-orcid":false,"given":"Alak","family":"Majumder","sequence":"additional","affiliation":[{"name":"Integrated Circuit and System Lab and the Department of Electronics and Communication Engineering, National Institute of Technology Arunachal Pradesh, Yupia, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.879800"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2018.0959"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-25409-4_8"},{"key":"ref4","first-page":"922","article-title":"A semi-empirical approach to determine the effective minimum current pulse width (T) for an operating silicon chip","volume-title":"Proc. Int. Power Eng. Conf., Singapore","author":"Bhattacharyya"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045303"},{"key":"ref6","first-page":"62","article-title":"Emerging directions for packaging technologies","volume":"6","author":"Mahajan","year":"2002","journal-title":"Intel Technol. J."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2948825"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-90362-0_31"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075901"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2699644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/22.641781"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2019.2942708"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2019.2931568"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7871-4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/96.704931"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/b137720"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266307"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2493512"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESIME.2007.359959"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110121"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.5772\/intechopen.90378"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2969607"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EUMC.2008.4751682"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052012"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2004543"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2856087"},{"key":"ref28","volume-title":"Variable frequency microprocessor clock generator","author":"Branson","year":"1989"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859879"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542191"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560342"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310283"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2016.2562143"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2018.2803139"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2017.53"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2018.1460873"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.asej.2018.11.010"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-014-0270-z"},{"key":"ref39","volume-title":"UMCLL65","year":"2021"},{"key":"ref40","article-title":"Core i7 processor extreme edition and Intel Core i7 processor datasheet","volume":"1","year":"2010"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1142\/s0218126619501081"},{"key":"ref42","volume-title":"Variable frequency microprocessor clock generator","author":"Branson","year":"2005"},{"key":"ref43","volume-title":"On-Chip ESD Protection for Integrated Circuits","author":"Wang","year":"2002"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/16.737457"},{"key":"ref45","volume-title":"Index of \/~Maksim\/Benchmarks\/Iscas89\/Verilog","year":"2021"},{"key":"ref46","volume-title":"Index of \/~Maksim\/Benchmarks\/Iscas99\/Bench","year":"2021"},{"key":"ref47","volume-title":"Overview::Floating Point Unit::Opencores","year":"2021"},{"key":"ref48","volume-title":"Overview::A-Z80 CPU::Opencores","year":"2021"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9778249\/09493723.pdf?arnumber=9493723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:02:24Z","timestamp":1705017744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9493723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":48,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3099438","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}