{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:27:38Z","timestamp":1787012858867,"version":"build-2736575974"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation Industry-University Cooperative Research Centers Program (I\/UCRC) Center for Embedded Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["170124"],"award-info":[{"award-number":["170124"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1361926"],"award-info":[{"award-number":["1361926"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcad.2021.3099780","type":"journal-article","created":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T17:57:30Z","timestamp":1627322250000},"page":"1855-1867","source":"Crossref","is-referenced-by-count":10,"title":["Heterogeneous FPGA Architecture Using Threshold Logic Gates for Improved Area, Power, and Performance"],"prefix":"10.1109","volume":"41","author":[{"given":"Ankit","family":"Wagle","sequence":"first","affiliation":[{"name":"School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9278-2959","authenticated-orcid":false,"given":"Sarma","family":"Vrudhula","sequence":"additional","affiliation":[{"name":"School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Threshold Logic and its Applications","author":"Muroga","year":"1971"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1561\/1000000003"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1561\/9781601981271"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2015.7490869"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056824"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284568"},{"key":"ref7","article-title":"An FPGA-based virtual reality audio system","volume-title":"J. Audio Eng. Soc.","author":"Fohl"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101887"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174272"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102781"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174256"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927132"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref16","article-title":"Archipelago\u2014An open source FPGA with toolflow support","author":"Liu","year":"2014"},{"key":"ref17","volume-title":"OpenCores","year":"2020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942071"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(94)90012-4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228379"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923150"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465920"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082804"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00051"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488889"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765525"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SATA.2015.7050461"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032878"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00081"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338369"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2527783"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3594-5_2"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1201\/b19714-8"},{"key":"ref38","volume-title":"Efficient enumeration of unidirectional cuts for technology mapping of Boolean networks","author":"Kulkarni","year":"2016"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293955"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9778249\/9495936-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9778249\/09495936.pdf?arnumber=9495936","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T17:44:47Z","timestamp":1704995087000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9495936\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3099780","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}