{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T11:37:56Z","timestamp":1792496276843,"version":"4.5.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcad.2021.3100275","type":"journal-article","created":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T21:57:30Z","timestamp":1627336650000},"page":"1716-1729","source":"Crossref","is-referenced-by-count":54,"title":["Deceptive Logic Locking for Hardware Integrity Protection Against Machine Learning Attacks"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3812-727X","authenticated-orcid":false,"given":"Dominik","family":"Sisejkovic","sequence":"first","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lennart M.","family":"Reimann","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15334-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-020-00243-6"},{"key":"ref6","volume-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"Massad","year":"2017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref10","article-title":"High performance microchip supply","year":"2005"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3378678.3391886"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3442379"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"ref15","article-title":"The end of logic locking? A critical view on the security of logic locking","author":"Engels","year":"2019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE49178.2020.9337734"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741035"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942076"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942134"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415669"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116259"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318031"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136983"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758671"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3057576"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref43","volume-title":"Obfuscation Benchmarks","author":"Forte","year":"2021"},{"key":"ref44","volume-title":"NEOS: Netlist Encryption And Obfuscation Suite","author":"Shamsi","year":"2021"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3053912"},{"key":"ref48","first-page":"1","article-title":"InterLock: An intercorrelated logic and routing locking","volume-title":"Proc. 39th Int. Conf. Comput.-Aided Design (ICCAD)","author":"Kamali"},{"key":"ref49","first-page":"1","article-title":"Modeling techniques for logic locking","volume-title":"Proc. IEEE\/ACM 39th Int. Conf. Comput.-Aided Design (ICCAD)","author":"Sweeney"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref52","volume-title":"Scalable attack-resistant obfuscation of logic circuits","author":"Alaql","year":"2020"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9778249\/09496607.pdf?arnumber=9496607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:08:02Z","timestamp":1705014482000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9496607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":53,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3100275","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}