{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T17:09:46Z","timestamp":1787504986525,"version":"build-2736575974"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61902136"],"award-info":[{"award-number":["61902136"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61932010"],"award-info":[{"award-number":["61932010"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["2019kfyXJJS090"],"award-info":[{"award-number":["2019kfyXJJS090"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcad.2021.3100310","type":"journal-article","created":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T17:57:30Z","timestamp":1627322250000},"page":"1785-1798","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting Uncorrectable Data Reuse for Performance Improvement of Flash Memory"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3252-7937","authenticated-orcid":false,"given":"Jinhua","family":"Cui","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junwei","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1790-8360","authenticated-orcid":false,"given":"Jianhang","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7986-4244","authenticated-orcid":false,"given":"Laurence T.","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2782765"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2990896"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2858771"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref5","first-page":"11","article-title":"Optimizing NAND flash-based SSDs via retention relaxation","volume-title":"Proc. USENIX Conf. File Storage Technol. (FAST)","author":"Liu"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"ref7","first-page":"391","article-title":"Exploiting process variation for retention induced refresh minimization on flash memory","volume-title":"Proc. Design Autom. Test Europe (DATE)","author":"Di"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968233"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2644808"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317848"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2453369"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"ref13","volume-title":"Model-based detector for SSDs in the presence of inter-cell interference","author":"Yassine","year":"2019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720586"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504868"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406921"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858383"},{"key":"ref19","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","volume-title":"Proc. USENIX Conf. File Storage Technol. (FAST)","author":"Zhao"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2016.7897088"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116324"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.01.014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3299710.3211338"},{"key":"ref24","first-page":"1","article-title":"ASCache: An approximate SSD cache for error-tolerant applications","volume-title":"Proc. Design Autom. Conf. (DAC)","author":"Li"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037718"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872413"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342206"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064482"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993518"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref31","first-page":"1","article-title":"Quantifying reliability of solid-state storage from multiple aspects","volume-title":"Proc. Int. Workshop Storage Netw. Archit. Parallel I\/Os (SNAPI)","author":"Sun"},{"key":"ref32","volume-title":"4Gb, 8Gb, 16Gb: x8, x16 NAND Flash Memory Features","year":"2009"},{"key":"ref33","volume-title":"4GB, 8GB, 16GB: x8, x16 NAND Flash Memory","year":"2011"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304035"},{"key":"ref35","first-page":"271","article-title":"SHRD: Improving spatial locality in flash storage accesses by sequentializing in host and randomizng in device","volume-title":"Proc. USENIX Conf. File Storage Technol. (FAST)","author":"Kim"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358323"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3013070"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508271"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2020.2966439"},{"key":"ref40","first-page":"13","article-title":"The multi-streamed solid-state drive","volume-title":"Proc. USENIX Workshop Hot Top. Storage File Syst.","author":"Kang"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2766156"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210256"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.101685"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9778249\/09496603.pdf?arnumber=9496603","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T17:37:52Z","timestamp":1704994672000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9496603\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":44,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3100310","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}