{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,11]],"date-time":"2026-01-11T05:40:26Z","timestamp":1768110026553,"version":"3.49.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100015803","name":"Tencent Project","doi-asserted-by":"publisher","award":["H04W170125"],"award-info":[{"award-number":["H04W170125"]}],"id":[{"id":"10.13039\/100015803","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072076"],"award-info":[{"award-number":["62072076"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities of China","doi-asserted-by":"publisher","award":["ZYGX2019J078"],"award-info":[{"award-number":["ZYGX2019J078"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Fund of National Key Laboratory of Computer Architecture of China","award":["CARCH201811"],"award-info":[{"award-number":["CARCH201811"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcad.2021.3100743","type":"journal-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:05:08Z","timestamp":1627502708000},"page":"2128-2141","source":"Crossref","is-referenced-by-count":5,"title":["Accelerating Queries of Big Data Systems by Storage-Side CPU-FPGA Co-Design"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0214-7124","authenticated-orcid":false,"given":"Jinyu","family":"Zhan","sequence":"first","affiliation":[{"name":"School of Information and Software Engineering, University of Electronic Science and Technology of China, Chengdu, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6181-3900","authenticated-orcid":false,"given":"Wei","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Information and Software Engineering, University of Electronic Science and Technology of China, Chengdu, China"}]},{"given":"Ying","family":"Li","sequence":"additional","affiliation":[{"name":"School of Information and Software Engineering, University of Electronic Science and Technology of China, Chengdu, China"}]},{"given":"Junting","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Information and Software Engineering, University of Electronic Science and Technology of China, Chengdu, China"}]},{"given":"Jianping","family":"Zhu","sequence":"additional","affiliation":[{"name":"Research Department of Architecture and Platform, Tencent Technology Shenzhen Company Ltd., Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9729-1841","authenticated-orcid":false,"given":"Jinghuan","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong, Hong Kong"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC49529.2020.9524801"},{"key":"ref3","volume-title":"IBM Netezza Data Warehouse Appliances","year":"2017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2011.5767933"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.14778\/2536222.2536248"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.14778\/2732967.2732972"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3058746"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834438"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2966484"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2917844"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/9780470746776"},{"key":"ref15","first-page":"135","article-title":"Facilitating magnetic recording technology scaling for data center hard disk drives through filesystem-level transparent local erasure coding","volume-title":"Proc. 15th USENIX Conf. File Storage Technol. (FAST)","author":"Li"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2213836.2213863"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2014.162"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2016.2597265"},{"key":"ref19","first-page":"1","article-title":"Accuracy vs. efficiency: Achieving both through FPGA-implementation aware neural architecture search","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Jiang"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101775"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00071"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2991575"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2986127"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2016.7840952"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2536800"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2013.6641403"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS.2007.25"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.17"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.38"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2959661"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2845087"},{"key":"ref34","first-page":"1","article-title":"Partial reconfiguration on FPGAs in practice\u2014Tools and applications","volume-title":"Proc. Int. Conf. Archit. Comput. Syst. (ARCS)","author":"Koch"},{"key":"ref35","volume-title":"AXI DMA V7.1 logiCORE IP Product Guide","year":"2018"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9799721\/09499230.pdf?arnumber=9499230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:42:59Z","timestamp":1705012979000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9499230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3100743","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}