{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:49:11Z","timestamp":1780674551051,"version":"3.54.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Directorate General of Armaments"},{"DOI":"10.13039\/501100001665","name":"French Agence Nationale de la Recherche through the ANR SHNoC Project","doi-asserted-by":"publisher","award":["ANR-18-CE25-0006"],"award-info":[{"award-number":["ANR-18-CE25-0006"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcad.2021.3101406","type":"journal-article","created":{"date-parts":[[2021,7,30]],"date-time":"2021-07-30T20:28:14Z","timestamp":1627676894000},"page":"2276-2289","source":"Crossref","is-referenced-by-count":5,"title":["BiSuT: A NoC-Based Bit-Shuffling Technique for Multiple Permanent Faults Mitigation"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9630-2833","authenticated-orcid":false,"given":"Romain","family":"Mercier","sequence":"first","affiliation":[{"name":"D3–Architecture, Univ Rennes, Inria, CNRS, IRISA, Lannion, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cedric","family":"Killian","sequence":"additional","affiliation":[{"name":"D3–Architecture, Univ Rennes, Inria, CNRS, IRISA, Lannion, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9293-469X","authenticated-orcid":false,"given":"Angeliki","family":"Kritikakou","sequence":"additional","affiliation":[{"name":"D3–Architecture, Univ Rennes, Inria, CNRS, IRISA, Rennes, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youri","family":"Helen","sequence":"additional","affiliation":[{"name":"Maîtrise de l’Information, DGA MI, Rennes, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Chillet","sequence":"additional","affiliation":[{"name":"D3–Architecture, Univ Rennes, Inria, CNRS, IRISA, Lannion, France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464953"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293908"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3139540.3139542"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2018.8421433"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2113-9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1201\/b17748"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3403\/30441640"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/0-3873-1069-x_3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813137"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2002.1045524"},{"key":"ref13","article-title":"Multi-level fault-tolerance in networks-on-chip","author":"Rusu","year":"2010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0962-5"},{"key":"ref15","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2004"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2886781"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104620"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2235188"},{"key":"ref20","volume-title":"Code design for short blocks: A survey","author":"Liva","year":"2016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00046"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512158"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753281"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.80"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714948"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02915-5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/I2C2.2017.8321939"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-019-01476-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9010011"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558401"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.03.014"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CIRSYSSIM.2017.8023171"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICOEI48184.2020.9143002"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.40"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2204753"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319455"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1286985"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3017445"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2959446"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116377"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05792-1"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805827"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/611892.611918"},{"key":"ref45","volume-title":"Deep Learning With Keras","author":"Gulli","year":"2017"},{"key":"ref46","volume-title":"Learning Multiple Layers of Features From Tiny Images","author":"Krizhevsky","year":"2009"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9799721\/09502169.pdf?arnumber=9502169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:47:33Z","timestamp":1705013253000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9502169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":47,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3101406","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}