{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:46Z","timestamp":1740132046847,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcad.2021.3101715","type":"journal-article","created":{"date-parts":[[2021,8,2]],"date-time":"2021-08-02T20:23:56Z","timestamp":1627935836000},"page":"2362-2371","source":"Crossref","is-referenced-by-count":1,"title":["Migrating Assertions From Dense to Discrete Time"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8952-3638","authenticated-orcid":false,"given":"Sudipa","family":"Mandal","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2178-8154","authenticated-orcid":false,"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2018.8299595"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2010.5446004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/506147.506151"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10512-3_16"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49674-9_47"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-65765-3_13"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-20652-9_26"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/227595.227602"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0055086"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30206-3_12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824288"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497564"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348842"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5396176"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2202394"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2203599"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2525798"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857361"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3040259"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2009.06.021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.4204\/EPTCS.125.1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15297-9_9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2155065"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2525798"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3002481"},{"volume-title":"VC-FORMAL. An Industrial Formal Verification Tool From Synopsys","year":"2021","key":"ref26"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9799721\/09502923.pdf?arnumber=9502923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:13:11Z","timestamp":1705014791000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9502923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":26,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3101715","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}