{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,29]],"date-time":"2026-09-29T20:49:40Z","timestamp":1790714980390,"version":"4.1.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Stanford SystemX"},{"DOI":"10.13039\/100000001","name":"DARPA POSH","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hertz Fellowship"},{"DOI":"10.13039\/100005492","name":"Stanford Graduate Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005492","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Federal Ministry of Education and Research","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcad.2021.3102516","type":"journal-article","created":{"date-parts":[[2021,8,4]],"date-time":"2021-08-04T20:21:10Z","timestamp":1628108470000},"page":"2223-2236","source":"Crossref","is-referenced-by-count":17,"title":["An Open-Source Framework for FPGA Emulation of Analog\/Mixed-Signal Integrated Circuit Designs"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7128-9014","authenticated-orcid":false,"given":"Steven","family":"Herbst","sequence":"first","affiliation":[{"name":"Electrical Engineering Department, Stanford University, Stanford, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel","family":"Rutsch","sequence":"additional","affiliation":[{"name":"System Engineering Methodology Department, Infineon Technologies AG, Neubiberg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"System Engineering Methodology Department, Infineon Technologies AG, Neubiberg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3245-7542","authenticated-orcid":false,"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Stanford University, Stanford, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref4","volume-title":"Cadence Palladium","year":"2021"},{"key":"ref5","volume-title":"Synopsys ZeBu","year":"2021"},{"key":"ref6","volume-title":"Mentor Veloce Emulation Platform","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2012.04.022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2016.7845364"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240808"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001419"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981562"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527483"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658490"},{"key":"ref15","article-title":"Timing-accurate emulation of a mixed-signal SoC using Palladium XP","volume-title":"Proc. CDNLive","author":"Henkel"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1980022.1980290"},{"key":"ref17","first-page":"1","article-title":"Boosting mixed-signal design productivity with FPGA-based methods throughout the chip design process","volume-title":"Proc. Design Verification Conf. Europe","author":"Rutsch"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3037823"},{"key":"ref19","volume-title":"msdsl","author":"Herbst","year":"2021"},{"key":"ref20","volume-title":"svreal","author":"Herbst","year":"2021"},{"key":"ref21","volume-title":"anasymod","author":"Rutsch","year":"2021"},{"key":"ref22","volume-title":"Model-Based DSP Design using System Generator","year":"2020"},{"key":"ref23","volume-title":"High-Level Synthesis","year":"2020"},{"key":"ref24","volume-title":"Simulink HDL Coder","year":"2021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41592-019-0686-2"},{"key":"ref26","volume-title":"A Guide to NumPy","volume":"1","author":"Oliphant","year":"2006"},{"key":"ref27","volume-title":"Gaussian Noise Generator","author":"Liu","year":"2021"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021937002981"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2006.99495"},{"key":"ref30","volume-title":"Verilog Mersenne Twister","author":"Forencich","year":"2016"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref32","volume-title":"Dsptools: A Library of Chisel3 Tools for Digital Signal Processing","author":"Markley","year":"2016"},{"key":"ref33","volume-title":"Berkeley HardFloat","author":"Hauser","year":"2019"},{"key":"ref34","volume-title":"7 Series DSP48E1 Slice User Guide (UG479)","year":"2018"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1142\/9361"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512699"},{"key":"ref37","volume-title":"UltraScale+ FPGAs: Product Tables and Product Selection Guide","year":"2021"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9799721\/09506847.pdf?arnumber=9506847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:15:26Z","timestamp":1705353326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9506847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":37,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3102516","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}