{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,31]],"date-time":"2026-10-31T21:03:50Z","timestamp":1793480630058,"version":"4.5.0"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google Ph.D. Fellowship in Systems and Networking","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcad.2021.3105574","type":"journal-article","created":{"date-parts":[[2021,8,17]],"date-time":"2021-08-17T20:47:39Z","timestamp":1629233259000},"page":"2142-2155","source":"Crossref","is-referenced-by-count":32,"title":["From C\/C++ Code to High-Performance Dataflow Circuits"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6659-8533","authenticated-orcid":false,"given":"Lana","family":"Josipovic","sequence":"first","affiliation":[{"name":"School of Computer and Communication Sciences, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2104-7452","authenticated-orcid":false,"given":"Andrea","family":"Guerrieri","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6142-7345","authenticated-orcid":false,"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488796"},{"key":"ref2","volume-title":"Amazon EC2 F1 Instances","year":"2017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430572"},{"key":"ref4","article-title":"Pegasus: An efficient intermediate representation","author":"Budiu","year":"2002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718370"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205998"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783749"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967077"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2857658"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2456189"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593143"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021754"},{"key":"ref19","volume-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","year":"1994"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3127041.3127055"},{"key":"ref22","volume-title":"coin-or\/Cbc: Version 2.9.9","author":"Forrest","year":"2018"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629989"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065796"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-0980-x"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/BF00935211"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3075620"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484697"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"ref30","article-title":"High-level synthesis of dynamically scheduled circuits","author":"Josipovi\u0107","year":"2020"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00031"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293914"},{"key":"ref35","first-page":"1","article-title":"Dynamatic: From C\/C++ to dynamically scheduled circuits","volume-title":"Proc. 28th ACM\/SIGDA Int. Symp. Field Program. Gate Arrays","author":"Josipovi\u0107"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375314"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681612"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.31"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2018.8639270"},{"key":"ref40","volume-title":"Mentor Graphics","year":"2016"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.10"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2088950"},{"key":"ref44","volume-title":"PandA","year":"2020"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344720"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/BF03356742"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5411011"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372553"},{"key":"ref50","volume-title":"Engineering a Compiler","author":"Torczon","year":"2011"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3033019.3033027"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185393"},{"key":"ref53","volume-title":"Vivado Design Suite User Guide: High-Level Synthesis","year":"2018"},{"key":"ref54","volume-title":"Vivado High-Level Synthesis","year":"2018"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9799721\/09515491.pdf?arnumber=9515491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:22:24Z","timestamp":1705011744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9515491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":55,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3105574","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}