{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T23:07:42Z","timestamp":1790118462999,"version":"4.0.1"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100002369","name":"University of Delaware Research Foundation","doi-asserted-by":"publisher","award":["21A01012"],"award-info":[{"award-number":["21A01012"]}],"id":[{"id":"10.13039\/100002369","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcad.2021.3107251","type":"journal-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T20:24:11Z","timestamp":1629836651000},"page":"2010-2023","source":"Crossref","is-referenced-by-count":4,"title":["Privacy-Preserving IP Verification"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2601-203X","authenticated-orcid":false,"given":"Dimitris","family":"Mouris","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7670-830X","authenticated-orcid":false,"given":"Charles","family":"Gouert","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5769-0124","authenticated-orcid":false,"given":"Nektarios Georgios","family":"Tsoutsos","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2013.01.010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCICCT.2015.7475301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691207"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref5","volume-title":"Introduction to Hardware Security and Trust","author":"Tehranipoor","year":"2011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806467"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479771"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805763"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231062"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2263036"},{"key":"ref14","first-page":"170","article-title":"Your core\u2014My problem? Integration and verification of IP","volume-title":"Proc. DAC","author":"Moretti"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1049"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419619"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218579"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-26954-8_23"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3074869"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1137\/0218012"},{"key":"ref21","first-page":"335","article-title":"Helios: Web-based open-audit voting","volume-title":"Proc. USENIX Security","volume":"17","author":"Adida"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.55"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF00208001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.47"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38348-9_37"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2422436.2422481"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40084-1_6"},{"key":"ref28","first-page":"781","article-title":"Succinct non-interactive zero knowledge for a von Neumann architecture","volume-title":"Proc. USENIX Security","author":"Ben-Sasson"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48071-4_28"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49896-5_11"},{"key":"ref32","first-page":"14:1","article-title":"Fast Reed-Solomon interactive oracle proofs of proximity","volume-title":"Proc. ICALP","author":"Ben-Sasson"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-6686-7_5"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/BF00196774"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39799-X_34"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747946"},{"key":"ref37","article-title":"Sequences of games: A tool for taming complexity in security proofs","author":"Shoup","year":"2004"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(79)90044-8"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2722440"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74462-7_23"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1201\/b17668"},{"key":"ref42","first-page":"1","article-title":"Yosys\u2014A free verilog synthesis suite","volume-title":"Proc. Aust. Workshop Microelectron. (Austrochip)","author":"Wolf"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586130"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/43.766722"},{"key":"ref45","first-page":"1","article-title":"Logical effort: Designing for speed on the back of an envelope","author":"Sproull","year":"1991","journal-title":"Proc. IEEE Adv. Res. VLSI"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279309"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2554561"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227826"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/43.559336"},{"key":"ref50","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref51","first-page":"151","article-title":"A neural netlist of 10 combinational benchmark circuits and a targeted translator in FORTRAN","volume-title":"Proc. IEEE ISCAS Special Session ATPG Fault Simulat.","author":"Brglez"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-45721-1_26"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49896-5_12"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00060"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00020"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/307988.307989"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596668"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277240"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822126"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9799721\/09521561.pdf?arnumber=9521561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:49:13Z","timestamp":1705013353000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9521561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":62,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3107251","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}