{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T07:27:45Z","timestamp":1793172465339,"version":"4.5.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcad.2021.3107401","type":"journal-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T20:24:11Z","timestamp":1629836651000},"page":"2348-2361","source":"Crossref","is-referenced-by-count":21,"title":["C-Testing and Efficient Fault Localization for AI Accelerators"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9353-6397","authenticated-orcid":false,"given":"Arjun","family":"Chaudhuri","sequence":"first","affiliation":[{"name":"DAMO Academy, Alibaba Group Inc., Sunnyvale, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunsheng","family":"Liu","sequence":"additional","affiliation":[{"name":"DAMO Academy, Alibaba Group Inc., Sunnyvale, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3283-8097","authenticated-orcid":false,"given":"Xiaoxin","family":"Fan","sequence":"additional","affiliation":[{"name":"DAMO Academy, Alibaba Group Inc., Sunnyvale, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2017.51"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062984"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2018.00219"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref8","volume-title":"SCALE-sim: Systolic CNN accelerator simulator","author":"Samajdar","year":"2018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807889"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2341674"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139171"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2016.10"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2245376"},{"key":"ref15","volume-title":"Identical core testing using dedicated compare and mask circuitry","author":"Whetsel","year":"2005"},{"key":"ref16","volume-title":"Accelerating test pattern bring-up for rapid first silicon debug","author":"Knowles","year":"2018"},{"key":"ref17","volume-title":"AI chip DFT techniques for aggressive time-to-market","author":"Singhal","year":"2019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700553"},{"key":"ref19","volume-title":"Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures","author":"Genc","year":"2019"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805786"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90020-5"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270228"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3051841"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.39"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.48"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.59"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref28","volume-title":"Digital Integrated Circuits: A Design Perspective","volume":"7","author":"Rabaey","year":"2003"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9799721\/09521587.pdf?arnumber=9521587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:49:18Z","timestamp":1705013358000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9521587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":28,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3107401","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}