{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:40:07Z","timestamp":1793205607057,"version":"4.5.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"NSERC\/Intel Industrial Research Chair in Programmable Silicon","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100016682","name":"Intel\/VMware Crossroads 3-D FPGA Academic Research Centre","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016682","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003816","name":"Huawei","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1109\/tcad.2021.3109863","type":"journal-article","created":{"date-parts":[[2021,9,3]],"date-time":"2021-09-03T20:10:21Z","timestamp":1630699821000},"page":"2532-2545","source":"Crossref","is-referenced-by-count":44,"title":["RLPlace: Using Reinforcement Learning and Smart Perturbations to Optimize FPGA Placement"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8555-7331","authenticated-orcid":false,"given":"Mohamed A.","family":"Elgammal","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8151-8359","authenticated-orcid":false,"given":"Kevin E.","family":"Murray","sequence":"additional","affiliation":[{"name":"Cerebras Systems, Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0528-6493","authenticated-orcid":false,"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"ref2","volume-title":"Virtex UltraScale+ VU19P FPGA Product Brief"},{"key":"ref3","volume-title":"Intel\u00ae Stratix\u00ae 10 GX 10M FPGA Product Specifications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981084"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280116"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317743"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"ref12","volume-title":"Intel Quartus Prime Pro Edition User Guide: Design Compilation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2998435"},{"key":"ref15","first-page":"85","article-title":"Learn to place: FPGA placememt using reinforcement learning and directed moves","volume-title":"Proc. IEEE FPT","author":"Elgammal"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.60"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927481"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009167"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970355"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878180"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00060"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430618"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772758"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1126\/science.aar6404"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00061"},{"key":"ref27","volume-title":"Chip placement with deep reinforcement learning","author":"Mirhoseini","year":"2020"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1115\/1.4045044"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT49897.2020.9278350"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD48534.2019.9142079"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.1998.712192"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00026"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2440316"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232840"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046200"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/S1364-6613(99)01331-5"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9832686\/09528855.pdf?arnumber=9528855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:41:04Z","timestamp":1705012864000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9528855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":41,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3109863","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,8]]}}}