{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:50Z","timestamp":1740132050071,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information Technology (MEITY, Government of India) through their Special Manpower Development Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Visvesvaraya Ph.D. Scheme, MEITY, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1109\/tcad.2021.3110735","type":"journal-article","created":{"date-parts":[[2021,9,6]],"date-time":"2021-09-06T20:38:25Z","timestamp":1630960705000},"page":"2380-2392","source":"Crossref","is-referenced-by-count":0,"title":["Dispersion in Placement: Quantification and Insights"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9462-6500","authenticated-orcid":false,"given":"Satyajit","family":"Mohapatra","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Gandhinagar, Gandhinagar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8827-5417","authenticated-orcid":false,"given":"Nihar Ranjan","family":"Mohapatra","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Gandhinagar, Gandhinagar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2399971"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2890412"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006139"},{"key":"ref4","first-page":"635","article-title":"Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits","volume-title":"Proc. Int. Conf. Comput.-Aided Design","author":"Lin"},{"volume-title":"The Art of Analog Layout","year":"2006","author":"Hastings","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419624"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561970"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810290"},{"volume-title":"MOS current source layout technique to minimize deviation","year":"1996","author":"Reynolds","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3195-5_10"},{"volume-title":"Current source array for high speed, high resolution current steering DACs","year":"2004","author":"Ostrem","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821307"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729402"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.808896"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.75066"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/82.850417"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623914"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0040-1_12"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.827555"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2981020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3006147"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158728"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2685598"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0837-7"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813296"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9832686\/09530449.pdf?arnumber=9530449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:43:46Z","timestamp":1705013026000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9530449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3110735","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,8]]}}}