{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:53:26Z","timestamp":1781193206948,"version":"3.54.1"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"High-Performance Computing resources at Khalifa University"},{"DOI":"10.13039\/100012025","name":"Center for Cyber Security (CCS) at New York University Abu Dhabi","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100012025","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1109\/tcad.2021.3110807","type":"journal-article","created":{"date-parts":[[2021,9,7]],"date-time":"2021-09-07T19:32:20Z","timestamp":1631043140000},"page":"2435-2448","source":"Crossref","is-referenced-by-count":86,"title":["GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level Netlists"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9932-6833","authenticated-orcid":false,"given":"Lilas","family":"Alrahis","sequence":"first","affiliation":[{"name":"System on Chip Center, Khalifa University, Abu Dhabi, UAE"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5491-6714","authenticated-orcid":false,"given":"Abhrajit","family":"Sengupta","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Tandon School of Engineering, New York University, Brooklyn, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5093-2939","authenticated-orcid":false,"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[{"name":"Division of Engineering, New York University Abu Dhabi, Abu Dhabi, UAE"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8975-2414","authenticated-orcid":false,"given":"Satwik","family":"Patnaik","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Tandon School of Engineering, New York University, Brooklyn, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7185-0278","authenticated-orcid":false,"given":"Hani","family":"Saleh","sequence":"additional","affiliation":[{"name":"System on Chip Center, Khalifa University, Abu Dhabi, UAE"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6063-473X","authenticated-orcid":false,"given":"Baker","family":"Mohammad","sequence":"additional","affiliation":[{"name":"System on Chip Center, Khalifa University, Abu Dhabi, UAE"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahmoud","family":"Al-Qutayri","sequence":"additional","affiliation":[{"name":"System on Chip Center, Khalifa University, Abu Dhabi, UAE"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0782-0397","authenticated-orcid":false,"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"Division of Engineering, New York University Abu Dhabi, Abu Dhabi, UAE"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"GNN-RE Datasets","author":"Alrahis","year":"2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3315574"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332154"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref6","volume-title":"Update to the IP Commission Report: The Report of the Commission on the Theft of American Intellectual Property","author":"Blair","year":"2017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3312614.3312657"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCE.2011.5973848"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00086-6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3464959"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300272"},{"key":"ref12","first-page":"9","article-title":"Design principles for tamper-resistant smartcard processors","volume-title":"Proc. Smartcard","volume":"99","author":"K\u00f6mmerling"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224328"},{"key":"ref14","first-page":"185","article-title":"Reverse-engineering a cryptographic RFID tag","volume-title":"Proc. USENIX Security Symp.","volume":"28","author":"Nohl"},{"key":"ref15","volume-title":"The Layman\u2019s Guide to IC Reverse Engineering","year":"2021"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581568"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224325"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2294918"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2014.6987599"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.10.002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951826"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715251"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116329"},{"key":"ref24","volume-title":"Delayer & Parallel Lapping","year":"2021"},{"key":"ref25","volume-title":"How to Use SEM Full-Vision Imaging Technology to Reverse-Perceive Nano-Scale Processing While Avoid Infringement?","year":"2018"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3108487"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474174"},{"key":"ref29","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Logic Synth. (IWLS)","author":"Amar\u00fa"},{"key":"ref30","volume-title":"ISCAS High-Level Models","author":"Hansen","year":"2021"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"issue":"9","key":"ref32","first-page":"12","article-title":"The reduction of a graph to canonical form and the algebra which appears therein","volume":"2","author":"Weisfeiler","year":"1968","journal-title":"NTI Series"},{"key":"ref33","first-page":"1025","article-title":"Inductive representation learning on large graphs","volume-title":"Advances in Neural Information Processing Systems (NIPS)","author":"Hamilton","year":"2017"},{"key":"ref34","volume-title":"Graph attention networks","author":"Veli\u010dkovi\u0107","year":"2017"},{"key":"ref35","volume-title":"GAAN: Gated attention networks for learning on large and spatiotemporal graphs","author":"Zhang","year":"2018"},{"key":"ref36","volume-title":"Representation learning on graphs with jumping knowledge networks","author":"Xu","year":"2018"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3057576"},{"key":"ref38","volume-title":"GraphSAINT: Graph sampling based inductive learning method","author":"Zeng","year":"2019"},{"key":"ref39","volume-title":"Verilog-Adders","author":"Subramanian","year":"2019"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v32i1.11604"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v34i04.5747"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.aiopen.2021.01.001"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3193121"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2018.2812183"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559049"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559038"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681643"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630091"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.27"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9832686\/09530566.pdf?arnumber=9530566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:54:20Z","timestamp":1705013660000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9530566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":50,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3110807","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,8]]}}}