{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T19:49:42Z","timestamp":1767988182289,"version":"3.49.0"},"reference-count":68,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001843","name":"DST, Government of India under SERB\u2019s Start-Up Research","doi-asserted-by":"publisher","award":["SRG\/2019\/002268"],"award-info":[{"award-number":["SRG\/2019\/002268"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tcad.2021.3118210","type":"journal-article","created":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T23:43:04Z","timestamp":1633563784000},"page":"2901-2914","source":"Crossref","is-referenced-by-count":7,"title":["Techniques to Improve Write and Retention Reliability of STT-MRAM Memory Subsystem"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7957-8443","authenticated-orcid":false,"given":"Saravanan","family":"Sethuraman","sequence":"first","affiliation":[{"name":"Department of EEE, Birla Institute of Technology and Science (Hyderabad Campus), Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6596-2292","authenticated-orcid":false,"given":"Venkata Kalyan","family":"Tavva","sequence":"additional","affiliation":[{"name":"Department of CSE, Indian Institute of Technology Ropar, Rupnagar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[{"name":"Department of EEE, Birla Institute of Technology and Science (Hyderabad Campus), Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2685381"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref3","first-page":"2","article-title":"Device performance in a fully functional 800MHz DDR3 spin torque magnetic random access memory","volume-title":"Proc. IMW","author":"Zhao"},{"key":"ref4","volume-title":"Everspin Displays Both the 1Gb DDR4 Perpendicular ST-MRAM Device and a 1GByte DDR3 Memory Module $DIMM$ at Stand A3-545","year":"2016"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510623"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124535"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629299"},{"key":"ref11","article-title":"Dynamic temperature adjustments in spin transfer torque magneto resistive random-access memory (STT-MRAM)","author":"Bose","year":"2014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994475"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.195"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1142\/s2010324717400112"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref17","article-title":"Modeling and design of STT-MRAMs","author":"Dorrance","year":"2011"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2521712"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703416"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2934685"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897707"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2200469"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608910"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2803340"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527449"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2043645"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968209"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-211"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357091"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0145"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897979"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2018.2866289"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342114"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427985"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220458"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2982134"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993474"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050923"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3012123"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993604"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875439"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-77610-1_13"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2018.2799005"},{"key":"ref48","volume-title":"Hardware Test eXecutive Daemon User Manual","year":"2016"},{"key":"ref49","volume-title":"STREAM Benchmark","year":"2017"},{"key":"ref50","volume-title":"Applying 2011 ASHRAE data center guidelines to HP proliant-based facilities","year":"2012"},{"key":"ref51","volume-title":"Understanding temperature specifications: An introduction","year":"2017"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1016\/j.apsusc.2018.05.213"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2016.2539256"},{"key":"ref54","volume-title":"JEDEC DDR4 SDRAM Standard","year":"2020"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00063"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357529"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132416"},{"key":"ref64","volume-title":"Thermal applications from micron","year":"2020"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref66","volume-title":"Memory Characterization of Workloads Using Instrumentation-Driven Simulation","author":"Jaleel","year":"2010"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2008.4734888"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9863427\/09560712.pdf?arnumber=9560712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:27:53Z","timestamp":1705015673000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9560712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":68,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3118210","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}