{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T10:48:42Z","timestamp":1758970122307,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Fujian Science and Technology Innovation Laboratory for Optoelectronic Information","award":["2021ZR142"],"award-info":[{"award-number":["2021ZR142"]}]},{"name":"Fujian Science Fund for Distinguished Young Scholars","award":["2019J06010"],"award-info":[{"award-number":["2019J06010"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61977017"],"award-info":[{"award-number":["61977017"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tcad.2021.3120070","type":"journal-article","created":{"date-parts":[[2021,10,15]],"date-time":"2021-10-15T14:28:33Z","timestamp":1634308113000},"page":"3092-3103","source":"Crossref","is-referenced-by-count":4,"title":["An Incremental Placement Flow for Advanced FPGAs With Timing Awareness"],"prefix":"10.1109","volume":"41","author":[{"given":"Zhifeng","family":"Lin","sequence":"first","affiliation":[{"name":"College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4325-521X","authenticated-orcid":false,"given":"Yanyue","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8345-0976","authenticated-orcid":false,"given":"Peng","family":"Zou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sifei","family":"Wang","sequence":"additional","affiliation":[{"name":"FPGA Department, Shanghai Fudan Microelectronics Group Company, Ltd., Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1391-2696","authenticated-orcid":false,"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968892"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218527"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3003843"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465922"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744903"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717766"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391655"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229407"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348101"},{"key":"ref13","first-page":"1","article-title":"An efficient and effective analytical placer for FPGAs","volume-title":"Proc. ACM\/EDAC\/IEEE Design Autom. Conf. (DAC)","author":"Lin"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218699"},{"key":"ref15","first-page":"1","article-title":"A flat timing-driven placement flow for modern FPGAs","volume-title":"Proc. IEEE\/ACM Design Autom. Conf.","author":"Martin"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.4952569"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2004.06.097"},{"issue":"3","key":"ref22","first-page":"437","article-title":"Optimal leverage trajectories in presence of market impact","volume":"158","author":"Caravelli","year":"2015","journal-title":"Quant. Financ."},{"key":"ref23","first-page":"818","article-title":"MO-pack: many-objective clustering for FPGA CAD","volume-title":"Proc. IEEE\/ACM Design Autom. Conf.","author":"Rajavel"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872359"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3174849"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2971531"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560039"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9863427\/09570778.pdf?arnumber=9570778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:27:51Z","timestamp":1705015671000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9570778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3120070","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}