{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:37:42Z","timestamp":1783035462421,"version":"3.54.6"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tcad.2021.3120541","type":"journal-article","created":{"date-parts":[[2021,10,15]],"date-time":"2021-10-15T23:52:16Z","timestamp":1634341936000},"page":"2915-2928","source":"Crossref","is-referenced-by-count":9,"title":["Blocks: Challenging SIMDs and VLIWs With a Reconfigurable Architecture"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4907-2334","authenticated-orcid":false,"given":"M.","family":"Wijtvliet","sequence":"first","affiliation":[{"name":"Electronic Systems Group, Eindhoven University of Technology Eindhoven, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"A.","family":"Kumar","sequence":"additional","affiliation":[{"name":"CFAED, Dresden University of Technology, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4506-5732","authenticated-orcid":false,"given":"H.","family":"Corporaal","sequence":"additional","affiliation":[{"name":"Electronic Systems Group, Eindhoven University of Technology Eindhoven, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2008.4517885"},{"key":"ref3","article-title":"The industry\u2019s first floating-point FPGA","year":"2020"},{"key":"ref4","article-title":"Ultrascale architecture DSP slice","year":"2020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"ref6","first-page":"1","article-title":"Reaching intrinsic compute efficiency requires adaptable micro-architectures","volume-title":"Proc. 9th Int. Workshop Program. Archit. Heterogeneous Multicores (MULTIPROG)","author":"Wijtvliet"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815968"},{"key":"ref8","article-title":"Zynq-7000 SoC","year":"2020"},{"key":"ref9","article-title":"Intel SoC FPGAs programmable devices","year":"2020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818353"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311311"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275143"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102966"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6345-1_17"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.92017"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951730"},{"key":"ref22","article-title":"Instruction-set architecture synthesis for VLIW processors","author":"Jordans","year":"2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456939"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0775"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2937738"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10060669"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.49"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075430"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414627"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229197"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818343"},{"key":"ref33","article-title":"Cortex-m0\u2014Arm developer","year":"2019"},{"key":"ref34","article-title":"Cortex-m4\u2014Arm developer","year":"2019"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/0045-7906(75)90011-7"},{"key":"ref36","volume-title":"Versatility and VersaBench: A New Metric and Benchmark Suite for Flexible Architectures","author":"Rabbah","year":"2005"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.01.007"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/984458.984486"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2432063"},{"key":"ref40","first-page":"C182","article-title":"A 100,000 fps vision sensor with embedded 535GOPS\/W 256\u00d7 256 SIMD processor array","volume-title":"Proc. Symp. VLSI Circuits","author":"Carey"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.27"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2972392"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2015.2463735"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2263155"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566472"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9863427\/09576514.pdf?arnumber=9576514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:16:24Z","timestamp":1705014984000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9576514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":45,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3120541","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}