{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T11:22:18Z","timestamp":1775042538568,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DARPA CRAFT","award":["HR0011-16-C-0052"],"award-info":[{"award-number":["HR0011-16-C-0052"]}]},{"name":"NSF AI Institute for Advances in Optimization","award":["2112533"],"award-info":[{"award-number":["2112533"]}]},{"name":"ADEPT"},{"name":"Berkeley Wireless Research Center member companies"},{"DOI":"10.13039\/100005144","name":"Qualcomm Innovation Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tcad.2021.3120547","type":"journal-article","created":{"date-parts":[[2021,10,15]],"date-time":"2021-10-15T23:52:16Z","timestamp":1634341936000},"page":"2794-2807","source":"Crossref","is-referenced-by-count":61,"title":["Automated Design of Analog Circuits Using Reinforcement Learning"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6665-4961","authenticated-orcid":false,"given":"Keertana","family":"Settaluri","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Berkeley, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7046-7998","authenticated-orcid":false,"given":"Zhaokai","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Rishubh","family":"Khurana","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., Bengaluru, India"}]},{"given":"Arash","family":"Mirhaj","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, CA, USA"}]},{"given":"Rajeev","family":"Jain","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2324-1715","authenticated-orcid":false,"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Berkeley, Berkeley, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.08.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1017\/9781108125840"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20865"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9648-z"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012664"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.procir.2015.01.033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref8","volume-title":"DISPATCH: Design space exploration s","author":"Terway","year":"2020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref12","volume-title":"Analog circuit design with Dyna-style reinforcement learning","author":"Lee","year":"2020"},{"key":"ref13","volume-title":"Learning to design circuits","author":"Wang","year":"2018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/iscas45731.2020.9181149\/video"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF02151027"},{"key":"ref18","first-page":"1156","article-title":"Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction","volume-title":"Proc. Design Autom. Test Eur. Conf. Exhibit. (DATE)","author":"Louren\u00e7o"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref20","first-page":"195","article-title":"Symbolic extraction for estimating analog layout parasitics in layout-aware synthesis","volume-title":"Proc. IEEE Mixdes","author":"Tseng"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2011.2173957"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2291112"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002046"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.90"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187552"},{"key":"ref27","first-page":"3059","article-title":"RLlib: Abstractions for distributed reinforcement learning","volume-title":"Proc. 35th Int. Conf. Mach. Learn. (ICML)","author":"Liang"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref29","first-page":"89","article-title":"Design of fully differential folded cascode operational amplifier by the gm\/ID methodology","volume-title":"Proc. 33rd Int. Conv. Inf. Commun. Technol. Electron. Microelectron.","author":"Bako"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/bf00175354"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2018.00013"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPCT.2015.7159326"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9863427\/9576505-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9863427\/09576505.pdf?arnumber=9576505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:28:00Z","timestamp":1705012080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9576505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":32,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3120547","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}