{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T16:08:59Z","timestamp":1784822939879,"version":"3.55.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tcad.2021.3120549","type":"journal-article","created":{"date-parts":[[2021,10,15]],"date-time":"2021-10-15T23:52:16Z","timestamp":1634341936000},"page":"2943-2956","source":"Crossref","is-referenced-by-count":5,"title":["Mesh of Trees FPGA Architecture: Exploration and Optimization"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0770-1419","authenticated-orcid":false,"given":"Khouloud","family":"Bouaziz","sequence":"first","affiliation":[{"name":"CES Laboratory, National School of Engineers of Sfax, University of Sfax, Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sonda","family":"Chtourou","sequence":"additional","affiliation":[{"name":"CES Laboratory, National School of Engineers of Sfax, University of Sfax, Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[{"name":"R&D, Mentor Graphics, Tunis, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abdulfattah M.","family":"Obeid","sequence":"additional","affiliation":[{"name":"National Center for Electronics and Photonics Technology, King Abdulaziz City for Science and Technology, Riyadh, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[{"name":"CES Laboratory, National School of Engineers of Sfax, University of Sfax, Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/259837"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3_9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312192"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702342"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_37"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117216"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref12","volume-title":"ABC a system for sequential synthesis and verification.","year":"2019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS48598.2019.9188138"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370522-8.50024-8"},{"key":"ref16","volume-title":"Introduction to Algorithms","author":"Cormen","year":"2009"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412139"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref19","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref21","article-title":"Logic synthesis and optimization benchmarks version 3.0","author":"Yang","year":"1991"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9863427\/09576538.pdf?arnumber=9576538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:13:17Z","timestamp":1705014797000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9576538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":21,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3120549","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}