{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T00:10:52Z","timestamp":1783037452765,"version":"3.54.6"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61834002"],"award-info":[{"award-number":["61834002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFB2202101"],"award-info":[{"award-number":["2018YFB2202101"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002855","name":"National Science and Technology Major Project of the Ministry of Science and Technology of China","doi-asserted-by":"publisher","award":["2018ZX01027101-002"],"award-info":[{"award-number":["2018ZX01027101-002"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tcad.2021.3121346","type":"journal-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T18:23:59Z","timestamp":1634754239000},"page":"2929-2942","source":"Crossref","is-referenced-by-count":10,"title":["Dynamic-II Pipeline: Compiling Loops With Irregular Branches on Static-Scheduling CGRA"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8387-8657","authenticated-orcid":false,"given":"Baofen","family":"Yuan","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0485-8034","authenticated-orcid":false,"given":"Jianfeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3711-9518","authenticated-orcid":false,"given":"Xingchen","family":"Man","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zijiao","family":"Ma","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2728814"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485935"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2459316.2459319"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.321"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188678"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030833"},{"key":"ref15","first-page":"166","article-title":"Edge-centric modulo scheduling for coarse-grained reconfigurable architectures","volume-title":"Proc. 17th Int. Conf. Parallel Archit. Compilation Techn. (PACT)","author":"Park"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465892"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3022015"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3001220"},{"key":"ref20","first-page":"1","article-title":"Branch-aware loop mapping on CGRAs","volume-title":"Proc. 51st Annu. Design Autom. Conf.","author":"Hamzeh"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115363"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176704"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2486781"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858308"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00063"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9863427\/09580455.pdf?arnumber=9580455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:07:07Z","timestamp":1705014427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":27,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3121346","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}