{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:59:19Z","timestamp":1764784759154,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tcad.2021.3123056","type":"journal-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:45:18Z","timestamp":1635281118000},"page":"3318-3331","source":"Crossref","is-referenced-by-count":2,"title":["Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multicore Real-Time Systems"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8347-0109","authenticated-orcid":false,"given":"Anirudh Mohan","family":"Kaushik","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"}]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3037747"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS46320.2019.00044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS46320.2019.00045"},{"key":"ref4","first-page":"1","article-title":"Discriminative coherence: Balancing performance and latency bounds in data-sharing multi-core real-time systems","volume-title":"Proc. Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Hassan"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS49844.2020.00029"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00030"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01733-9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474238"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","first-page":"1","article-title":"On how to identify cache coherence: Case of the NXP QorIQ T4240","volume-title":"Proc. ECRTS","author":"Sensfelder"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"volume-title":"Arm\u00ae Cortex\u00ae-R8 MPCore Processor","year":"2019","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462174"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342228"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00077"},{"volume-title":"QorIQ\u00ae T4240, T4160 and T4080 Multicore Processors","year":"2016","key":"ref16"},{"volume-title":"AMD64 Architecture Programmer\u2019s Manual Volume 2: System Programming 24593 Programmer\u2019s Manual 2","year":"2006","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS52030.2021.00017"},{"key":"ref19","first-page":"1","article-title":"Modeling cache coherence to expose interference","volume-title":"Proc. ECRTS","author":"Sensfelder"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9895338\/09586081.pdf?arnumber=9586081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:27:46Z","timestamp":1705015666000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586081\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":19,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3123056","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}