{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T14:14:49Z","timestamp":1772892889667,"version":"3.50.1"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1716091"],"award-info":[{"award-number":["CCF-1716091"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011039","name":"Intelligence Advanced Research Projects Activity","doi-asserted-by":"publisher","award":["W911NF-17-9-0001"],"award-info":[{"award-number":["W911NF-17-9-0001"]}],"id":[{"id":"10.13039\/100011039","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm and Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tcad.2021.3123141","type":"journal-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:45:18Z","timestamp":1635281118000},"page":"3346-3358","source":"Crossref","is-referenced-by-count":39,"title":["QuCTS\u2014Single-Flux Quantum Clock Tree Synthesis"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6783-0664","authenticated-orcid":false,"given":"Rassul","family":"Bairamkulov","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8113-7751","authenticated-orcid":false,"given":"Tahereh","family":"Jabbari","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5549-7160","authenticated-orcid":false,"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2014.2382665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2565609"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/77.763251"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2797253"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007903527533"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2903023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2020.3000982"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2021.3070802"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/77.622205"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2007.898145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.phpro.2012.06.130"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2007.898658"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666512"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351372"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2943930"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71056-3"},{"issue":"2","key":"ref19","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1023\/A:1007986907060","article-title":"Buffered clock tree synthesis with non-zero clock skew scheduling for increased tolerance to process parameter variations","volume":"16","author":"Neves","year":"1997","journal-title":"J. VLSI Signal Process. Syst. Signal Image Video Technol."},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545650"},{"key":"ref21","first-page":"12","article-title":"The application of localized clock distribution design to improving the performance of retimed sequential circuits","volume-title":"Proc. IEEE Asia-Pac. Conf. Circuits Syst.","author":"Friedman"},{"key":"ref22","article-title":"Performance limitations in synchronous digital systems","author":"Friedman","year":"1989"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810655"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653732"},{"key":"ref27","first-page":"535","article-title":"Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design","author":"Su"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.93.177001"},{"key":"ref29","volume-title":"Algorithms in C, Part 5: Graph Algorithms","author":"Sedgewick","year":"2001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358042"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.502201"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1993.343019"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889756"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2002.1017616"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/235968.233324"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s00357-014-9161-z"},{"key":"ref37","article-title":"Clock buffer IC with dynamic impedance matching and skew compensation","author":"Balatsos","year":"1998"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283704"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1137\/0114025"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1080\/13658810801949850"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3042159"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2793203"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2017.2675889"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2020.2988876"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/AFRCON.2011.6072026"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.17.11.712"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1002\/net.1026"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"},{"key":"ref51","volume-title":"Design compiler and IC compiler physical guidance technology application note","year":"2012"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116331"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/j.artint.2013.10.003"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9895338\/9586078-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9895338\/09586078.pdf?arnumber=9586078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:55:54Z","timestamp":1705013754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":53,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3123141","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}