{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T02:34:02Z","timestamp":1772159642176,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002341","name":"6G Flagship Research Programme through Academy of Finland","doi-asserted-by":"publisher","award":["318927"],"award-info":[{"award-number":["318927"]}],"id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tcad.2021.3127153","type":"journal-article","created":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T15:29:22Z","timestamp":1636644562000},"page":"3548-3552","source":"Crossref","is-referenced-by-count":7,"title":["A High-Level Approach for Energy Efficiency Improvement of FPGAs by Voltage Trimming"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7693-178X","authenticated-orcid":false,"given":"Mehdi","family":"Safarpour","sequence":"first","affiliation":[{"name":"Center for Machine Vision and Signal Analysis, University of Oulu, Oulu, Finland"}]},{"given":"Lei","family":"Xun","sequence":"additional","affiliation":[{"name":"School of Electronics and Computer Science, University of Southampton, Southampton, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4980-3894","authenticated-orcid":false,"given":"Geoff V.","family":"Merrett","sequence":"additional","affiliation":[{"name":"School of Electronics and Computer Science, University of Southampton, Southampton, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2661-804X","authenticated-orcid":false,"given":"Olli","family":"Silven","sequence":"additional","affiliation":[{"name":"Center for Machine Vision and Signal Analysis, University of Oulu, Oulu, Finland"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577342"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/41\/2\/022406"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9122193"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.494099"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2615844"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3043449"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2879333"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2014.2313021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref5","article-title":"The impact of CPU voltage margins on power-constrained execution","author":"koutsovasilis","year":"2020","journal-title":"IEEE Trans Sustain Comput"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046198"},{"key":"ref7","article-title":"Algorithm level error detection in low voltage systolic array","author":"safarpour","year":"2021","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref2","article-title":"7000 all programmable SoC ZC702 evaluation kit","year":"2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2965154"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9895338\/09611520.pdf?arnumber=9611520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T18:38:49Z","timestamp":1667500729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9611520\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3127153","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.14958969","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.14958969.v2","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.14958969.v1","asserted-by":"object"}]},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}