{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:27:38Z","timestamp":1787012858831,"version":"build-2736575974"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tcad.2021.3138686","type":"journal-article","created":{"date-parts":[[2021,12,27]],"date-time":"2021-12-27T16:02:32Z","timestamp":1640620952000},"page":"4587-4599","source":"Crossref","is-referenced-by-count":9,"title":["A Neural Network-Based Cognitive Obfuscation Toward Enhanced Logic Locking"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9516-8361","authenticated-orcid":false,"given":"Rakibul","family":"Hassan","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gaurav","family":"Kolhe","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8904-4699","authenticated-orcid":false,"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4417-2387","authenticated-orcid":false,"given":"Sai Manoj Pudukotai","family":"Dinakarrao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","volume-title":"Handbook of Satisfiability Frontiers in Artificial Intelligence and Applications","author":"Franco","year":"2009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319496"},{"key":"ref11","first-page":"1","article-title":"Full-lock: Hard distributions of SAT instances for obfuscating circuits using fully configurable logic and routing blocks","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Kamali"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137052"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05800-4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"},{"key":"ref23","first-page":"1263","article-title":"Neural message passing for quantum chemistry","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Gilmer"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref25","article-title":"Learning a SAT solver from single-bit supervision","author":"Selsam","year":"2018","journal-title":"arXiv:1802.03685"},{"key":"ref26","article-title":"Layer normalization","author":"Ba","year":"2016","journal-title":"arXiv:1607.06450"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref30","first-page":"1","volume-title":"MiniSAT V1.13\u2014A SAT Solver With Conflict-Clause Minimization","volume":"2005","author":"Sorensson","year":"2005"},{"key":"ref31","first-page":"51","article-title":"Lingeling, plingeling and treengeling entering the SAT competition 2013","volume-title":"Proc. SAT Competition","author":"Biere"},{"key":"ref32","first-page":"7","article-title":"GLUCOSE: A solver that predicts learnt clauses quality","volume-title":"Proc. SAT Competition","author":"Audemard"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2009.5270840"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9928799\/09663313.pdf?arnumber=9663313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T19:37:01Z","timestamp":1704829021000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9663313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":34,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3138686","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}