{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:45Z","timestamp":1773247065097,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 16-24731"],"award-info":[{"award-number":["CNS 16-24731"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tcad.2021.3139310","type":"journal-article","created":{"date-parts":[[2021,12,29]],"date-time":"2021-12-29T23:58:14Z","timestamp":1640822294000},"page":"4575-4586","source":"Crossref","is-referenced-by-count":12,"title":["A Machine Learning-Powered Tier Partitioning Methodology for Monolithic 3-D ICs"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1481-9167","authenticated-orcid":false,"given":"Yi-Chen","family":"Lu","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3966-1749","authenticated-orcid":false,"given":"Sai","family":"Pentapati","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1520-0796","authenticated-orcid":false,"given":"Lingjun","family":"Zhu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0146-4977","authenticated-orcid":false,"given":"Gauthaman","family":"Murali","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[{"name":"Research and Development Department, Qualcomm Technologies, Inc., San Diego, CA, USA"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717779"},{"key":"ref2","article-title":"The rocket chip generator","author":"Asanovic","year":"2016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872414"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.82"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1110"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203860"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218636"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796507"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2011.08.012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSyst.2012.6188774"},{"key":"ref13","article-title":"Inductive representation learning on large graphs","volume-title":"Advances in Neural Information Processing Systems","author":"Hamilton","year":"2017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060411"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"ref16","article-title":"Adam: A method for stochastic optimization","author":"Kingma","year":"2014","journal-title":"arXiv:1412.6980"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872335"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178244"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190537"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218582"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232708"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252576"},{"key":"ref24","first-page":"2579","article-title":"Visualizing data using t-SNE","volume":"9","author":"Maaten","year":"2008","journal-title":"J. Mach. Learn. Res."},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375567"},{"key":"ref29","first-page":"1","article-title":"Pin-3D: A physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs","volume-title":"Proc. 39th Int. Conf. Comput. Aided Design","author":"Pentapati"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967080"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.102"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447049"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028194"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9928799\/9664793-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9928799\/09664793.pdf?arnumber=9664793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T21:56:43Z","timestamp":1705183003000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9664793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3139310","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}