{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T21:21:33Z","timestamp":1780608093691,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","doi-asserted-by":"publisher","award":["20K19799"],"award-info":[{"award-number":["20K19799"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","doi-asserted-by":"publisher","award":["20H05156"],"award-info":[{"award-number":["20H05156"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"name":"VLSI Design and Education Center"},{"DOI":"10.13039\/501100004721","name":"University of Tokyo in collaboration with Synopsys, Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcad.2022.3149856","type":"journal-article","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T20:39:11Z","timestamp":1644352751000},"page":"5515-5525","source":"Crossref","is-referenced-by-count":5,"title":["Efficient Analysis for Mitigation of Workload-Dependent Aging Degradation"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5365-3537","authenticated-orcid":false,"given":"Shumpei","family":"Morita","sequence":"first","affiliation":[{"name":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Song","family":"Bian","sequence":"additional","affiliation":[{"name":"School of Cyber Science and Technology, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1163-096X","authenticated-orcid":false,"given":"Michihiro","family":"Shintani","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Nara Institute of Science and Technology, Nara, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1577-8259","authenticated-orcid":false,"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858302"},{"key":"ref31","year":"2013","journal-title":"PrimeTime Fundamental H-2013 06"},{"key":"ref30","year":"2014","journal-title":"Nangate 45nm open cell library"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918353"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509663"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105362"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2237910"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/S0266-8920(01)00019-4"},{"key":"ref17","first-page":"631","article-title":"Efficient exploration of worst case workload and timing degradation under NBTI","author":"morita","year":"2018","journal-title":"Proc IEEE\/ACM Asia South Pacific Design Autom Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348849"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.31"},{"key":"ref28","first-page":"307","article-title":"Nonlinear delay-table approach for full-chip NBTI degradation prediction","author":"bian","year":"2016","journal-title":"Proc IEEE Int Symp Qual Electron Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720442"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref29","year":"2013","journal-title":"Design Compiler I-2013 06"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353539"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2882229"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531971"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112692"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2017.2694709"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450508"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2780083"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2861820"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2638021"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref25","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9956950\/09707487.pdf?arnumber=9707487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:42:11Z","timestamp":1670874131000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9707487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":32,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3149856","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}