{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T23:23:55Z","timestamp":1774653835719,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Ministry of Education, Singapore, through its Academic Research Fund","doi-asserted-by":"publisher","award":["MoE2019-T2-1-071"],"award-info":[{"award-number":["MoE2019-T2-1-071"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001459","name":"Ministry of Education, Singapore, through its Academic Research Fund","doi-asserted-by":"publisher","award":["MoE2019-T1-001-072"],"award-info":[{"award-number":["MoE2019-T1-001-072"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University, Singapore, through its NAP","doi-asserted-by":"publisher","award":["M4082282"],"award-info":[{"award-number":["M4082282"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University, Singapore, through its NAP","doi-asserted-by":"publisher","award":["M4082087"],"award-info":[{"award-number":["M4082087"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcad.2022.3151021","type":"journal-article","created":{"date-parts":[[2022,2,12]],"date-time":"2022-02-12T00:29:29Z","timestamp":1644625769000},"page":"5232-5245","source":"Crossref","is-referenced-by-count":11,"title":["LAMP: Load-Balanced Multipath Parallel Transmission in Point-to-Point NoCs"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1614-9929","authenticated-orcid":false,"given":"Hui","family":"Chen","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0808-5451","authenticated-orcid":false,"given":"Peng","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0758-2248","authenticated-orcid":false,"given":"Xiangzhong","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]},{"given":"Shuo","family":"Huai","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9348-4662","authenticated-orcid":false,"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref38","first-page":"1","article-title":"Life guard: A reinforcement learning-based task mapping strategy for performance-centric aging management","author":"rathore","year":"2019","journal-title":"Proc 56th ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008757"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903010"},{"key":"ref31","first-page":"318","article-title":"HighwayNoC: Approaching ideal NoC performance with dual data rate routers","volume":"29","author":"ejaz","year":"2021","journal-title":"IEEE\/ACM Trans Netw"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2734689"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1080\/00207543.2018.1535205"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2018.2876279"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00293"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.28"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2570428"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1145\/2228360.2228431","article-title":"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SoI","author":"park","year":"2012","journal-title":"Proc 49th Annu Design Autom Conf"},{"key":"ref12","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.48"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538284"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879003"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2111270"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147124"},{"key":"ref19","first-page":"57","article-title":"Dual path odd-even routing algorithm for network on chips","author":"morvarid","year":"2011","journal-title":"Proc ICCMS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2015.08.013"},{"key":"ref4","article-title":"ArSMART: An improved SMART NoC design supporting arbitrary-turn transmission","author":"chen","year":"2021","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3356235"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062323"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3111517"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.04.007"},{"key":"ref8","first-page":"164","article-title":"Contention-aware application mapping for network-on-chip communication architectures","author":"chou","year":"2008","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176289"},{"key":"ref2","first-page":"1","article-title":"Smart++ reducing cost and improving efficiency of multi-hop bypass in NoC routers","author":"p\u00e9rez","year":"2019","journal-title":"Proc 13th IEEE\/ACM Int Symp Netw Chip"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015440"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.2991\/cisia-15.2015.9"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95348"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2015.7405667"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2076501.2076513"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579322"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/37627"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/1854273.1854319","article-title":"An empirical characterization of stream programs and its implications for language and compiler design","author":"thies","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786575"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCKE.2018.8566504"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9956950\/09709895.pdf?arnumber=9709895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:42:39Z","timestamp":1670874159000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9709895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":43,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3151021","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}