{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:02Z","timestamp":1740132002341,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["146371743"],"award-info":[{"award-number":["146371743"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"TRR 89 Invasive Computing"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcad.2022.3153433","type":"journal-article","created":{"date-parts":[[2022,2,23]],"date-time":"2022-02-23T20:33:32Z","timestamp":1645648412000},"page":"5526-5540","source":"Crossref","is-referenced-by-count":0,"title":["VirtualSync+: Timing Optimization With Virtual Synchronization"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8289-9288","authenticated-orcid":false,"given":"Grace Li","family":"Zhang","sequence":"first","affiliation":[{"name":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9752-7201","authenticated-orcid":false,"given":"Bing","family":"Li","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5396-110X","authenticated-orcid":false,"given":"Xing","family":"Huang","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2610-7522","authenticated-orcid":false,"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0377-2108","authenticated-orcid":false,"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4431-7619","authenticated-orcid":false,"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147149"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391604"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062312"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065694"},{"key":"ref14","article-title":"Converting flip-flop to clock-gated 3-phase latch-based designs using graph-based retiming","author":"cheng","year":"2021","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432143"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196299"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012613"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/92.711317"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062274"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2955091"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289097"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218712"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744812"},{"key":"ref9","first-page":"1","article-title":"Noise-constrained performance optimization by simultaneous gate and wiresizing based on lagrangian relaxation","author":"jiang","year":"1999","journal-title":"Proc Design Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196135"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.184841"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927195"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.229730"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474027"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1145\/196244.196425","article-title":"on testing wave pipelined circuits","author":"shyur","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref26","first-page":"552","article-title":"Check$T_{c}$\n and min$T_{c}$\n: Timing verification and optimal clocking of synchronous digital circuits","author":"sakallah","year":"1990","journal-title":"Proc Int Conf Comput Aided Design"},{"journal-title":"Gurobi Optimizer Reference Manual","year":"2013","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9956950\/09718551.pdf?arnumber=9718551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:43:15Z","timestamp":1670874195000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9718551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3153433","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}