{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:37:01Z","timestamp":1758127021575,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2019YFB2205401"],"award-info":[{"award-number":["2019YFB2205401"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61834001","62025401","61832020","62032001","92064006"],"award-info":[{"award-number":["61834001","62025401","61832020","62032001","92064006"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013314","name":"\u201c111\u201d Project","doi-asserted-by":"crossref","award":["B18001"],"award-info":[{"award-number":["B18001"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Alibaba Innovative Research (AIR) Programme"},{"name":"Beijing Academy of Artificial Intelligence"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcad.2022.3160947","type":"journal-article","created":{"date-parts":[[2022,4,12]],"date-time":"2022-04-12T19:34:26Z","timestamp":1649792066000},"page":"5464-5475","source":"Crossref","is-referenced-by-count":10,"title":["PIMulator-NN: An Event-Driven, Cross-Level Simulation Framework for Processing-In-Memory-Based Neural Network Accelerators"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5593-1369","authenticated-orcid":false,"given":"Qilin","family":"Zheng","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2921-0242","authenticated-orcid":false,"given":"Xingchen","family":"Li","sequence":"additional","affiliation":[{"name":"Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China"}]},{"given":"Yijin","family":"Guan","sequence":"additional","affiliation":[{"name":"Alibaba DAMO Academy, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6297-2700","authenticated-orcid":false,"given":"Zongwei","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6854-8211","authenticated-orcid":false,"given":"Yimao","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1486-8412","authenticated-orcid":false,"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","first-page":"1","article-title":"Mobilattice: A depth-wise DCNN accelerator with hybrid digital\/analog nonvolatile processing-in-memory block","author":"zheng","year":"2020","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des (ICCAD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3000218"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824304"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116263"},{"key":"ref16","article-title":"DeepNVM: Cross-layer modeling and optimization framework of non-volatile memories for deep learning","author":"inci","year":"2021","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2885752"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529279"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2921737"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702401"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195998"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218590"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3000185"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref21","first-page":"1009","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","volume":"37","author":"xia","year":"2018","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.4951007"},{"key":"ref23","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"muralimanohar","year":"2009"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2923745"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2992680"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9956950\/09756212.pdf?arnumber=9756212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:42:47Z","timestamp":1670874167000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9756212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3160947","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}