{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T08:49:48Z","timestamp":1742806188120,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100017155","name":"AnaGlobe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100017155","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Advanced Semiconductor Engineering"},{"name":"Maxeda"},{"DOI":"10.13039\/100007140","name":"Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004368","name":"Taiwan Semiconductor Manufacturing Company","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004368","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","award":["MOST 108-2221-E-002-097-MY3","MOST 108-2911-I-002-544","MOST 109-2224-E-002-009"],"award-info":[{"award-number":["MOST 108-2221-E-002-097-MY3","MOST 108-2911-I-002-544","MOST 109-2224-E-002-009"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcad.2022.3161597","type":"journal-article","created":{"date-parts":[[2022,3,23]],"date-time":"2022-03-23T19:30:53Z","timestamp":1648063853000},"page":"5582-5595","source":"Crossref","is-referenced-by-count":3,"title":["A Bridge-Based Compression Algorithm for Topological Quantum Circuits"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2776-0582","authenticated-orcid":false,"given":"Wei-Hsiang","family":"Tseng","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5787-7212","authenticated-orcid":false,"given":"Chen-Hao","family":"Hsu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"given":"Wan-Hsuan","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8838-2653","authenticated-orcid":false,"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"journal-title":"The Boost C++ libraries","year":"2019","key":"ref38"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/TCAD.2012.2235124","article-title":"NCTU-GR 2.0: Multithreaded collision-aware global routing with bounded-length maze routing","volume":"32","author":"liu","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722248"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"journal-title":"LEMON Graph Library","year":"2019","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586322"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/602259.602266"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428041"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.52"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765524"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1038\/srep04657","article-title":"Mapping of topological quantum circuits to physical hardware","volume":"4","author":"paler","year":"2014","journal-title":"Sci Rep"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2337302"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-10657-8"},{"key":"ref15","article-title":"SurfBraid: A concept tool for preparing and resource estimating quantum circuits protected by the surface code","author":"paler","year":"2019","journal-title":"arXiv 1902 02417"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-014-0867-y"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.94.042337"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.26.20"},{"key":"ref19","first-page":"90","article-title":"$\\pi$ DD: A new decision diagram for efficient problem solving in permutation space","author":"minato","year":"2011","journal-title":"Proc Int Conf Theory Appl Satisfiability Test"},{"journal-title":"Quantum Computation and Quantum Information","year":"2001","author":"nielsen","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2983541"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.71.022316"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1103\/PhysRevA.86.032324","article-title":"Surface codes: Towards practical large-scale quantum computation","volume":"86","author":"fowler","year":"2012","journal-title":"Phys Rev A"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.26421\/QIC9.9-10-1"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419899"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1367-2630\/9\/6\/199"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20860-2_9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/srep30600"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/237814.237866"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/aa66eb"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1137\/S0036144598347011","article-title":"Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer","volume":"41","author":"shor","year":"1999","journal-title":"SIAM Rev"},{"key":"ref20","article-title":"A bridge to lower overhead quantum computation","author":"fowler","year":"2012","journal-title":"arXiv 1209 0510"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760511"},{"key":"ref21","article-title":"Quantum circuit optimization by topological compaction in the surface code","author":"paetznick","year":"2013","journal-title":"arXiv 1304 2807"},{"key":"ref24","first-page":"692","article-title":"Optimized surface code communication in superconducting quantum computers","author":"ali","year":"2017","journal-title":"Proc Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref23","article-title":"Low overhead quantum computation using lattice surgery","author":"fowler","year":"2018","journal-title":"arXiv 1808 06709"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E102.A.624"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41534-017-0035-1"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9956950\/09740171.pdf?arnumber=9740171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,29]],"date-time":"2023-01-29T22:20:01Z","timestamp":1675030801000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9740171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":39,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3161597","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}