{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:06:12Z","timestamp":1773414372525,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["109-2221-E-009-109-MY2"],"award-info":[{"award-number":["109-2221-E-009-109-MY2"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["110-2622-8-009-006-TA"],"award-info":[{"award-number":["110-2622-8-009-006-TA"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcad.2022.3167339","type":"journal-article","created":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T19:34:52Z","timestamp":1649878492000},"page":"5568-5581","source":"Crossref","is-referenced-by-count":11,"title":["NCTUcell: A DDA- and Delay-Aware Cell Library Generator for FinFET Structure With Implicitly Adjustable Grid Map"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6441-2392","authenticated-orcid":false,"given":"Yih-Lang","family":"Li","sequence":"first","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9033-4834","authenticated-orcid":false,"given":"Shih-Ting","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Nishizawa","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University, Kitakyusyu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-Yan","family":"Su","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Jie","family":"Fong","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Chen","sequence":"additional","affiliation":[{"name":"Research and Development Department, AnaGlobe Technology, Inc., Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5198-0668","authenticated-orcid":false,"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Faculty of Informatics, Osaka Gakuin University, Suita, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744890"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8226007"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292514"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0356"},{"key":"ref12","first-page":"1291","article-title":"NVCell: Generate standard cell layout in advanced technology nodes with reinforcement learning","author":"ren","year":"2021","journal-title":"Proc DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431569"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415611"},{"key":"ref16","author":"weste","year":"2010","journal-title":"CMOS VLSI Design"},{"key":"ref17","first-page":"610","article-title":"Minimum crosstalk switchbox routing","author":"gao","year":"1994","journal-title":"Proc ICCAD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369711"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.52171"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942123"},{"key":"ref4","author":"victor","year":"2012","journal-title":"FinFET Structure Design and Variability Analysis Enabled by TCAD"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"ref3","first-page":"1","article-title":"14 nm FinFET stress engineering with epitaxial SiGe source\/drain","author":"munkang","year":"2012","journal-title":"Proc ISTDM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240827"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036672"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0899"},{"key":"ref2","first-page":"1","article-title":"Optimization of standard cell-based detailed placement for 16 nm FinFET process","author":"du","year":"2014","journal-title":"Proc DATE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228470"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317868"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"key":"ref22","first-page":"999","article-title":"Standard cell library design and optimization methodology for ASAP7 PDK","author":"xu","year":"2017","journal-title":"Proc ICCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref24","first-page":"171","article-title":"Open cell library in 15nm freePDK technology","author":"martins","year":"2015","journal-title":"Proc ISPD"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565871"},{"key":"ref26","year":"2019","journal-title":"ASAP7 PDK Design Rule"},{"key":"ref25","first-page":"23","article-title":"Efficient routability-aware transistor placement considering various folding styles for advanced technology nodes","volume":"6","author":"su","year":"2018","journal-title":"Int Journal of Electr Electr and data communication"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9956950\/09756651.pdf?arnumber=9756651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:41:55Z","timestamp":1670874115000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9756651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3167339","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}