{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:06Z","timestamp":1740132006697,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ERC Consolidator Grant COMPUSAPIEN","award":["725657"],"award-info":[{"award-number":["725657"]}]},{"name":"EC H2020 WiPLASH","award":["863337"],"award-info":[{"award-number":["863337"]}]},{"name":"EC H2020 FVLLMONTI","award":["101016776"],"award-info":[{"award-number":["101016776"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tcad.2022.3168257","type":"journal-article","created":{"date-parts":[[2022,4,19]],"date-time":"2022-04-19T19:34:52Z","timestamp":1650396892000},"page":"2-15","source":"Crossref","is-referenced-by-count":1,"title":["Thermal and Voltage-Aware Performance Management of 3-D MPSoCs With Flow Cell Arrays and Integrated SC Converters"],"prefix":"10.1109","volume":"42","author":[{"given":"Halima","family":"Najibi","sequence":"first","affiliation":[{"name":"Embedded Systems Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8984-9793","authenticated-orcid":false,"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8940-3775","authenticated-orcid":false,"given":"Giovanni","family":"Ansaloni","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6971-1965","authenticated-orcid":false,"given":"Marina","family":"Zapater","sequence":"additional","affiliation":[{"name":"REDS Institute, University of Applied Sciences Western Switzerland, Delémont, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9597-6409","authenticated-orcid":false,"given":"Miroslav","family":"Vasic","sequence":"additional","affiliation":[{"name":"Centro de Electrónica Industrial, Universidad Politécnica de Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9536-4947","authenticated-orcid":false,"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763213"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751462"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824895"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243773"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04850-0_14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206824"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.290"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406923"},{"key":"ref12","first-page":"1","article-title":"System-level thermal-aware design of 3D multiprocessors with inter-tier liquid cooling","volume-title":"Proc. Int. Workshop Thermal Invest. ICs Syst.","author":"Sridhar"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.057"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01513-y"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803344"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063076"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2695179"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2264756"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2014.6966900"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2464576.2464659"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2012.6222899"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164540"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041327"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.12.003"},{"volume-title":"NVIDIA Tesla V100 Servers\/","year":"2017","key":"ref26"},{"key":"ref27","first-page":"1","article-title":"The next generation AMD enterprise server product architecture","volume-title":"Proc. Hot Chips","author":"Lepak"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310259"},{"volume-title":"NVIDIA TESLA V100 GPU Architecture.","year":"2017","key":"ref29"},{"key":"ref30","first-page":"1","article-title":"A 1.2 V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective I\/O test circuits","volume-title":"Proc. JSSC","author":"Lee"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.127"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968904"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2390191.2390197"},{"key":"ref35","first-page":"1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 2SRAM cell size","volume-title":"Proc. IEEE Int. Electron Devices Meeting (IEDM)","author":"Auth"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2917181"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2504904"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v31i1.11231"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref41","first-page":"173","article-title":"Deep speech 2: End-to-end speech recognition in English and mandarin","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Amodei"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/N19-4009"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-407725-6.00003-4"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9996095\/09759463.pdf?arnumber=9759463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:05:50Z","timestamp":1705957550000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9759463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3168257","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}