{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T13:57:13Z","timestamp":1758635833716,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["3065.001","3066.001"],"award-info":[{"award-number":["3065.001","3066.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000006","name":"Office of Naval Research Award","doi-asserted-by":"publisher","award":["N00014-18-1-2058"],"award-info":[{"award-number":["N00014-18-1-2058"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tcad.2022.3168513","type":"journal-article","created":{"date-parts":[[2022,4,19]],"date-time":"2022-04-19T19:34:52Z","timestamp":1650396892000},"page":"54-67","source":"Crossref","is-referenced-by-count":7,"title":["Hardware-Supported Patching of Security Bugs in Hardware IP Blocks"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4075-3499","authenticated-orcid":false,"given":"Wei-Kai","family":"Liu","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7642-3638","authenticated-orcid":false,"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Software Engineering, University of Calgary, Calgary, AB, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9754-8715","authenticated-orcid":false,"given":"Jason M.","family":"Fung","sequence":"additional","affiliation":[{"name":"Intel Product Assurance and Security (IPAS) Department, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7989-5617","authenticated-orcid":false,"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"Center for Cybersecurity, New York University, New York, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]}],"member":"263","reference":[{"volume-title":"Silicon as code, the cybersecurity vulnerability paradox, and the transparency requirements for a 21st century processor vendor","year":"2020","author":"Dickson","key":"ref1"},{"key":"ref2","first-page":"213","article-title":"HardFails: Insights into software-exploitable hardware bugs","volume-title":"Proc. USENIX Security Symp.","author":"Dessouky"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2017.8093798"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297409"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3019772"},{"key":"ref7","first-page":"807","article-title":"PHMon: A programmable hardware monitor and its security use cases","volume-title":"Proc. 29th USENIX Conf. Security Symp.","author":"Delshadtehrani"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00052"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629582"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SecDev.2017.18"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243861"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187673"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2020.2994827"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"volume-title":"CWE-1245: Improper Finite State Machines (FSMs) in Hardware Logic","year":"2021","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694366"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.01.013"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00092"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.03.002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2448684"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581569"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107599"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530092"},{"volume-title":"Gurobi Optimizer Reference Manual","year":"2021","key":"ref25"},{"volume-title":"CVE-2021-34480: Scripting Engine Memory Corruption Vulnerability","year":"2021","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176505"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"volume-title":"Common Evaluation Platform","year":"2020","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3433210.3437532"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9996095\/9759459-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9996095\/09759459.pdf?arnumber=9759459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T20:38:10Z","timestamp":1705955890000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9759459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":31,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3168513","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}