{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:51:26Z","timestamp":1773827486254,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Taiwan MOST","award":["109-2221-E-009-111-MY2"],"award-info":[{"award-number":["109-2221-E-009-111-MY2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tcad.2022.3174166","type":"journal-article","created":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T19:43:29Z","timestamp":1652211809000},"page":"266-279","source":"Crossref","is-referenced-by-count":7,"title":["Pole-Aware Analog Layout Synthesis Considering Monotonic Current Flows and Wire Crossings"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7094-7601","authenticated-orcid":false,"given":"Abhishek","family":"Patyal","sequence":"first","affiliation":[{"name":"Systems Design Group (SDG), Synopsys Taiwan Company Ltd., Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8173-3131","authenticated-orcid":false,"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"given":"Mark Po-Hung","family":"Lin","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"given":"Guan-Qi","family":"Fang","sequence":"additional","affiliation":[{"name":"Analog Design and Circuit Technology (ADCT), MediaTek Inc., Hsinchu, Taiwan"}]},{"given":"Simon Yi-Hung","family":"Chen","sequence":"additional","affiliation":[{"name":"Analog Design and Circuit Technology (ADCT), MediaTek Inc., Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2418312"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465574"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3403932"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017433"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305831"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036678"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2975177"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3046561"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379630"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586177"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164937"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2279516"},{"key":"ref14","first-page":"549","article-title":"Non-uniform multilevel analog routing with matching constraints","volume-title":"Proc. Des. Autom. Conf.","author":"Ou"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2839698"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.02.003"},{"key":"ref17","volume-title":"Minimum Steiner Tree Construction, The Handbook of Algorithms for VLSI Physical Design Automation","author":"Robins","year":"2009"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2013.6557907"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9996095\/09772046.pdf?arnumber=9772046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:16:34Z","timestamp":1705961794000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9772046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":19,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3174166","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}