{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:24:08Z","timestamp":1751091848256,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006602","name":"US Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8650-20-C-1719"],"award-info":[{"award-number":["FA8650-20-C-1719"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tcad.2022.3175051","type":"journal-article","created":{"date-parts":[[2022,5,13]],"date-time":"2022-05-13T19:29:47Z","timestamp":1652470187000},"page":"371-383","source":"Crossref","is-referenced-by-count":1,"title":["Algorithmic Obfuscation for LDPC Decoders"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6321-6293","authenticated-orcid":false,"given":"Jingbo","family":"Zhou","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8289-2377","authenticated-orcid":false,"given":"Xinmiao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741035"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.256"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180709"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3059271"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3446215"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3076151"},{"volume-title":"VLSI Architectures for Modern Error-Correcting Codes","year":"2015","author":"Zhang","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803253"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"volume-title":"Fundamentals of Logic Design","year":"2021","author":"Roth","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3050035"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4234.1001666"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/18.959255"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697421"},{"volume-title":"Attack Tool and Benchmarks","year":"2022","key":"ref31"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10021949\/09774836.pdf?arnumber=9774836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:33:03Z","timestamp":1705962783000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":31,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3175051","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}