{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:19:11Z","timestamp":1766067551198,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tcad.2022.3175242","type":"journal-article","created":{"date-parts":[[2022,5,16]],"date-time":"2022-05-16T20:25:39Z","timestamp":1652732739000},"page":"411-422","source":"Crossref","is-referenced-by-count":7,"title":["CAPMIG: Coherence-Aware Block Placement and Migration in Multiretention STT-RAM Caches"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7490-6209","authenticated-orcid":false,"given":"Sheel Sindhu","family":"Manohar","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9376-7686","authenticated-orcid":false,"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref4","first-page":"52","article-title":"Bi-layered rram with unlimited endurance and extremely uniform switching","volume-title":"Symp. VLSI Technol. Dig. Tech. Papers","author":"Kim"},{"key":"ref5","first-page":"329","article-title":"Multi retention level STT-RAM cache designs with a dynamic refresh scheme","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchit. (MICRO)","author":"Sun"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2918153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342053"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090762"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2534393"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2267754"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.11.007"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509608"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753282"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00066"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268821"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.29"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2645207"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357538"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10021949\/09775176.pdf?arnumber=9775176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:40:30Z","timestamp":1705963230000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9775176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3175242","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}