{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T13:04:25Z","timestamp":1758632665286,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico (CNPq), Brazil","doi-asserted-by":"publisher","award":["141686\/2019-7"],"award-info":[{"award-number":["141686\/2019-7"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior (CAPES), Brazil","doi-asserted-by":"publisher","award":["001"],"award-info":[{"award-number":["001"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tcad.2022.3178051","type":"journal-article","created":{"date-parts":[[2022,5,25]],"date-time":"2022-05-25T19:37:59Z","timestamp":1653507479000},"page":"683-696","source":"Crossref","is-referenced-by-count":3,"title":["EveCheck: An Event-Driven, Scalable Algorithm for Coherent Shared Memory Verification"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3636-1126","authenticated-orcid":false,"given":"Marleson","family":"Graf","sequence":"first","affiliation":[{"name":"Computer Science Graduate Program and the Automation and Systems Engineering Graduate Program, Federal University of Santa Catarina, Florianópolis, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2269-7331","authenticated-orcid":false,"given":"Gabriel A. G.","family":"Andrade","sequence":"additional","affiliation":[{"name":"Computer Science Graduate Program and the Automation and Systems Engineering Graduate Program, Federal University of Santa Catarina, Florianópolis, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9384-8347","authenticated-orcid":false,"given":"Luiz C. V.","family":"dos Santos","sequence":"additional","affiliation":[{"name":"Computer Science Graduate Program and the Automation and Systems Engineering Graduate Program, Federal University of Santa Catarina, Florianópolis, Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.373"},{"volume-title":"Computer Architecture, Sixth Edition: A Quantitative Approach","year":"2017","author":"Hennessy","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539794279614"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598123"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.41"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006710"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771799"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.138"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798276"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942040"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3158107"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"volume-title":"Reasoning About Parallel Architectures","year":"1992","author":"Collier","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037719"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.48"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176423"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775907"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484755"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446099"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080235"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2627752"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037723"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2974343"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_25"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694391"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45657-0_10"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215413"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48683-6_27"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213087"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27813-9_31"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/2.347997"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1073970.1074011"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/11817963_46"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658657"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798278"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2402171"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325102"},{"article-title":"Sufficient conditions for implementing the data-race-free-1 memory model","year":"1992","author":"Adve","key":"ref42"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134503"},{"volume-title":"Cortex-a9 MPCore, Programmer Advice Notice, Read-After-Read Hazards. ARM Reference 761319","year":"2011","key":"ref44"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01733-9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240852"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10021949\/09781620.pdf?arnumber=9781620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T23:16:50Z","timestamp":1705965410000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9781620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":48,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3178051","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}