{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T04:20:06Z","timestamp":1774326006468,"version":"3.50.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG), project SecuReFET","doi-asserted-by":"publisher","award":["439891087"],"award-info":[{"award-number":["439891087"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"\u201cSupercool: Design Methods and Tools for Superconducting Electronics,\u201d","award":["200021_1920981"],"award-info":[{"award-number":["200021_1920981"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/tcad.2022.3184633","type":"journal-article","created":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T20:26:03Z","timestamp":1655756763000},"page":"914-927","source":"Crossref","is-referenced-by-count":8,"title":["Utilizing XMG-Based Synthesis to Preserve Self-Duality for RFET-Based Circuits"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6522-5628","authenticated-orcid":false,"given":"Shubham","family":"Rai","sequence":"first","affiliation":[{"name":"Chair for Processor Design, CfAED, Technische Universität Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1312-2907","authenticated-orcid":false,"given":"Alessandro Tempia","family":"Calvino","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1527-7160","authenticated-orcid":false,"given":"Heinz","family":"Riener","sequence":"additional","affiliation":[{"name":"Chair for Processor Design, CfAED, Technische Universität Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7827-3215","authenticated-orcid":false,"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"Chair for Processor Design, CfAED, Technische Universität Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Chair for Processor Design, CfAED, Technische Universität Dresden, Dresden, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2363386"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/nl401826u"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2085250"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116216"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378470"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2017.7934583"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287671"},{"key":"ref12","volume-title":"On algorithms for technology mapping","author":"Chatterjee","year":"2007"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474112"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712552"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref16","article-title":"The EPFL logic synthesis libraries","author":"Soeken","year":"2018","journal-title":"arXiv:1805.05121"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46800-5_17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133997"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43174-1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243472"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1557\/opl.2014.110"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837496"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/srep29448"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aa5581"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2694969"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442159"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref32","first-page":"169","article-title":"Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits","volume-title":"Proc. Des. Autom. Test Europe Conf. Exhibit. (DATE)","author":"Trommer"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00111"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342110"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572291"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref39","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","author":"Mishchenko"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232202"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317905"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996691"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342108"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907257"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715185"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116379"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref49","volume-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","year":"1994"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136647"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2952348"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834434"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897704"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10048562\/09800773.pdf?arnumber=9800773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T01:16:43Z","timestamp":1709342203000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9800773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":57,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3184633","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}