{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:02:26Z","timestamp":1780675346613,"version":"3.54.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62141404"],"award-info":[{"award-number":["62141404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hisilicon"},{"DOI":"10.13039\/501100013314","name":"Higher Education Discipline Innovation Project","doi-asserted-by":"publisher","award":["B18001"],"award-info":[{"award-number":["B18001"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/tcad.2022.3190234","type":"journal-article","created":{"date-parts":[[2022,7,12]],"date-time":"2022-07-12T15:27:52Z","timestamp":1657639672000},"page":"698-711","source":"Crossref","is-referenced-by-count":6,"title":["Interactive Analog Layout Editing With Instant Placement and Routing Legalization"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6201-6110","authenticated-orcid":false,"given":"Xiaohan","family":"Gao","sequence":"first","affiliation":[{"name":"School of Computer Science and the School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haoyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3488-9763","authenticated-orcid":false,"given":"Mingjie","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7933-3673","authenticated-orcid":false,"given":"Linxiao","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"ALIGN: Open-source analog layout automation from the ground up","volume-title":"Proc. ACM\/IEEE Design Autom. Conf. (DAC)","author":"Kunal"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3042177"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024153"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431521"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116329"},{"key":"ref7","first-page":"1","article-title":"A general approach for identifying hierarchical symmetry constraints for analog circuit layout","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Kunal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218621"},{"key":"ref9","first-page":"1","article-title":"Effective analog\/mixed-signal circuit placement considering system signal flow","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Zhu"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.18603"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105378"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337545"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017433"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref21","first-page":"1","article-title":"DREAMPIace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Lin"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2478963"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00015"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116330"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2685463"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606607"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"},{"key":"ref33","first-page":"620","article-title":"Configurable analog routing methodology via technology and design constraint unification","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Pan"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2975177"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363394"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3403932"},{"key":"ref38","first-page":"1","article-title":"Toward silicon-proven detailed routing for analog and mixed-signal circuits","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Chen"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10048562\/09826897.pdf?arnumber=9826897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T17:36:51Z","timestamp":1759772211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9826897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":38,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3190234","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}