{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:59:26Z","timestamp":1780675166755,"version":"3.54.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61902136"],"award-info":[{"award-number":["61902136"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61932010"],"award-info":[{"award-number":["61932010"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["2019kfyXJJS090"],"award-info":[{"award-number":["2019kfyXJJS090"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/tcad.2022.3191256","type":"journal-article","created":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T19:39:59Z","timestamp":1657827599000},"page":"768-780","source":"Crossref","is-referenced-by-count":10,"title":["Improving 3-D NAND SSD Read Performance by Parallelizing Read-Retry"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3252-7937","authenticated-orcid":false,"given":"Jinhua","family":"Cui","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhimin","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1790-8360","authenticated-orcid":false,"given":"Jianhang","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Xi’an Jiaotong University, Xi’an, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weiqi","family":"Yuan","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7986-4244","authenticated-orcid":false,"given":"Laurence T.","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1515\/zpch-1889-0408"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2012.6227445"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA51238.2020.9188230"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3100310"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2990896"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3372799.3394362"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3100274"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2782765"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2858771"},{"key":"ref12","first-page":"391","article-title":"Exploiting process variation for retention induced refresh minimization on flash memory","volume-title":"Proc. Des. Autom. Test Europe Conf. Exhibit. (DATE)","author":"Di"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037728"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.01.014"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693281"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413841"},{"key":"ref18","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","volume-title":"Proc. USENIX Conf. File Storage Technol. (FAST)","author":"Zhao"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3453953.3453980"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378490"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167759"},{"key":"ref22","first-page":"1","article-title":"Maximizing bandwidth management FTL based on read and write asymmetry of flash memory","volume-title":"Proc. 36th Int. Conf. Massive Storage Syst. Technol. (MSST)","author":"Li"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00048"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446733"},{"key":"ref26","first-page":"80","article-title":"Optimizing NAND flash-based SSDs via retention relaxation","volume-title":"Proc. USENIX Conf. File Storage Technol. (FAST)","volume":"11","author":"Liu"},{"key":"ref27","first-page":"1","article-title":"MLCache: A space-efficient cache scheme based on reuse distance and machine learning for NVMe SSDs","volume-title":"Proc. Int. Conf. Comput.-Aided Des. (ICCAD)","author":"Liu"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00050"},{"key":"ref31","first-page":"1","article-title":"HeatWatch(draft): Optimizing 3D NAND read operations with self-recovery and temperature awareness","volume-title":"Proc. Int. Symp. High-Perform. Comput. Archit. (HPCA)","author":"Luo"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3224432"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218631"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS47818.2019.8986221"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446719"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2018.00017"},{"key":"ref38","volume-title":"Supercapacitors Have the Power to Save you From Data Loss","author":"Pott","year":"2014"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3020495"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358311"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3390\/computers6020016"},{"key":"ref42","volume-title":"Method for Developing Acceleration Models for Electronic Component Failure Mechanisms","year":"2003"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3162616"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"ref45","first-page":"1","article-title":"The solution to bit error non-uniformity of 3D NAND","volume-title":"Proc. Flash Memory Summit","author":"Ye"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10048562\/09829889.pdf?arnumber=9829889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T07:49:36Z","timestamp":1706773776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9829889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":45,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3191256","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}