{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:49:10Z","timestamp":1784645350184,"version":"3.55.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Department of Science and Technology (DST), India"},{"DOI":"10.13039\/501100001691","name":"Japan\u2019s Society for the Promotion of Science","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001412","name":"Council of Scientific & Industrial Research","doi-asserted-by":"crossref","award":["09\/263(1105)\/2016-EMR-I"],"award-info":[{"award-number":["09\/263(1105)\/2016-EMR-I"]}],"id":[{"id":"10.13039\/501100001412","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/tcad.2022.3192176","type":"journal-article","created":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T20:33:43Z","timestamp":1658176423000},"page":"1365-1378","source":"Crossref","is-referenced-by-count":17,"title":["Formal Verification of Integer Multiplier Circuits Using Binary Decision Diagrams"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5963-1259","authenticated-orcid":false,"given":"Jitendra","family":"Kumar","sequence":"first","affiliation":[{"name":"Department of Computer and Systems Science, Jawaharlal Nehru University, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7960-9913","authenticated-orcid":false,"given":"Yukio","family":"Miyasaka","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Asutosh","family":"Srivastava","sequence":"additional","affiliation":[{"name":"Department of Computer and Systems Science, Jawaharlal Nehru University, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6516-4175","authenticated-orcid":false,"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[{"name":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744925"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912944"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.73590"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-72013-1_19"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2017.8102237"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2019.8894250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.01.007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-69167-1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217583"},{"key":"ref16","first-page":"1","article-title":"A simple BDD package without variable reordering and its application to logic optimization with permissible functions","author":"miyasaka","year":"2019","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.644298"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479995"},{"key":"ref24","author":"berman","year":"1988","journal-title":"Circuit width register allocation and reduced function graphs"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1142\/S0218213018400018"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1989.63394"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127703"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref21","year":"2020","journal-title":"Arithmetic Module Generator"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317898"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772854"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116485"},{"key":"ref4","volume":"30","author":"sharangpani","year":"1994","journal-title":"Statistical Analysis of Floating Point Flaw in the Pentium™ Processor (1994)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2259540"},{"key":"ref5","first-page":"899","article-title":"Efficient Gröbner basis reductions for formal verification of galois field multipliers","author":"lv","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10077488\/09832648.pdf?arnumber=9832648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,10]],"date-time":"2023-04-10T19:16:40Z","timestamp":1681154200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9832648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3192176","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}