{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:22:29Z","timestamp":1759332149920,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/tcad.2022.3192793","type":"journal-article","created":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T19:29:42Z","timestamp":1659727782000},"page":"1044-1057","source":"Crossref","is-referenced-by-count":12,"title":["Redundancy Attack: Breaking Logic Locking Through Oracleless Rationality Analysis"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5156-5210","authenticated-orcid":false,"given":"Leon","family":"Li","sequence":"first","affiliation":[{"name":"Computer Science and Engineering Department, University of California at San Diego, La Jolla, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6104-3923","authenticated-orcid":false,"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, University of California at San Diego, La Jolla, CA, USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001361"},{"journal-title":"TetraMAX ATPG User Guide","year":"2021","key":"ref35"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0","year":"1991","author":"yang","key":"ref34"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"journal-title":"Design Compiler User Guide","year":"2021","key":"ref37"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref36","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","author":"karmakar","year":"2018","journal-title":"arXiv 1801 04961"},{"key":"ref31","first-page":"1","article-title":"Two-level logic minimization","volume":"654","author":"coudert","year":"2022","journal-title":"Logic Synthesis and Verication"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref30"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359576"},{"key":"ref33","first-page":"677","article-title":"A neutral Netlist of 10 combinational benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"journal-title":"Top 5 Most Counterfeited Parts Represent A $169 Billion Potential Challenge for Global Semiconductor Market","year":"2021","key":"ref1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref24","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"tan","year":"2020","journal-title":"arXiv 2006 06806"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3057576"},{"key":"ref26","first-page":"671","article-title":"FAN: A fanout-oriented test pattern generation algorithm","author":"fujiwara","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37947"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676905"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.406717"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref6","article-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"massad","year":"2017","journal-title":"arXiv 1703 10187"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758671"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10077488\/09851458.pdf?arnumber=9851458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,10]],"date-time":"2023-04-10T19:16:01Z","timestamp":1681154161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9851458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":37,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3192793","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}