{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T09:46:53Z","timestamp":1762508813475,"version":"build-2065373602"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/tcad.2022.3193646","type":"journal-article","created":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T20:00:19Z","timestamp":1658779219000},"page":"1123-1132","source":"Crossref","is-referenced-by-count":10,"title":["Leveraging Modern C++ in High-Level Synthesis"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9915-4784","authenticated-orcid":false,"given":"Sakari","family":"Lahti","sequence":"first","affiliation":[{"name":"Unit of Computing Sciences, Tampere University, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matti","family":"Rintala","sequence":"additional","affiliation":[{"name":"Unit of Computing Sciences, Tampere University, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7867-0800","authenticated-orcid":false,"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[{"name":"Unit of Computing Sciences, Tampere University, Tampere, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838614"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2020.2996072"},{"key":"ref6","article-title":"Enabling FPGAs for the masses","author":"Matai","year":"2014","journal-title":"arXiv:1408.5870"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3024098"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157401"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3039409"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2943570"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012750"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467670"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01857-7_47"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544850"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718388"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00037"},{"volume-title":"C++ Reference","year":"2021","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760777"},{"key":"ref19","first-page":"193","volume-title":"The C++ Programming Language","author":"Stroustrup","year":"2013"},{"volume-title":"Std::Forward","year":"2021","key":"ref20"},{"volume-title":"Static Initialization Order Fiasco","year":"2020","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_3"},{"volume-title":"Vivado ML Editions","year":"2021","key":"ref23"},{"volume-title":"Edison Design Group","year":"2021","key":"ref24"},{"volume-title":"Algorithmic C (AC) Datatypes","year":"2021","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.159"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857259"},{"key":"ref28","first-page":"137","volume-title":"High-Level Synthesis Blue Book","author":"Fingeroff","year":"2010"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10077488\/09839291.pdf?arnumber=9839291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T08:55:13Z","timestamp":1706777713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9839291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3193646","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}