{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T20:01:24Z","timestamp":1781380884901,"version":"3.54.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["GRC TASK 2993.001"],"award-info":[{"award-number":["GRC TASK 2993.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel Scalable Assurance Grant"},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1718586"],"award-info":[{"award-number":["1718586"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tcad.2022.3197343","type":"journal-article","created":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T20:37:03Z","timestamp":1660077423000},"page":"4052-4063","source":"Crossref","is-referenced-by-count":9,"title":["Cut and Forward: Safe and Secure Communication for FPGA System on Chips"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6955-1888","authenticated-orcid":false,"given":"Francesco","family":"Restuccia","sequence":"first","affiliation":[{"name":"Computer Science and Engineering, University of California at San Diego, San Diego, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9062-5570","authenticated-orcid":false,"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of California at San Diego, San Diego, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2017.2733858"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS54340.2022.00027"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00025"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS52674.2021.00047"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2714844"},{"key":"ref7","first-page":"254","article-title":"Information flow isolation in I2C and USB","volume-title":"Proc. 48th ACM\/ EDAC\/ IEEE Design Autom. Conf. (DAC)","author":"Oberg"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.46"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183361"},{"key":"ref10","volume-title":"AMBA AXI and ACE Protocol Specification, IHI 0022D","year":"2011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401254"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537869"},{"key":"ref14","first-page":"1","article-title":"Safety verification of third-party hardware modules via information flow tracking","volume-title":"Proc. 1st Real-Time Intell. Edge Comput. Workshop (RAGE) Co-Located 59th Design Autom. Conf. (DAC)","author":"Meza"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00026"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093320"},{"key":"ref17","volume-title":"Platform Designer System Design Tutorial","year":"2018"},{"key":"ref18","volume-title":"Zynq UltraScale+ Technical Reference Manual, UG1085","year":"2020"},{"key":"ref19","volume-title":"Zynq-7000\u2014Technical Reference Manual, UG585","year":"2021"},{"key":"ref20","volume-title":"SmartConnect, LogiCORE IP Product Guide, PG247","year":"2018"},{"key":"ref21","volume-title":"Zynq DPU Product Guide, PG338","year":"2020"},{"key":"ref22","volume-title":"AXI CDMA, LogiCORE IP Product Guide, Document Number PG034","year":"2022"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643538"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref25","volume-title":"Vitis AI User Guide, UG1414v1.3","year":"2022"},{"key":"ref26","volume-title":"AMBA AXI and ACE Protocol Specification","year":"2011"},{"key":"ref27","volume-title":"CHaiDNN Official Github","year":"2022"},{"key":"ref28","volume-title":"AXI CDMA, LogiCORE IP Product Guide, PG034","year":"2022"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.24"},{"key":"ref30","first-page":"4","article-title":"Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs","volume-title":"Proc. 32nd Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Restuccia"},{"key":"ref31","volume-title":"UltraScale Architecture-Based FPGAs Memory IP V1.4, PG150","year":"2021"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref33","volume-title":"FIR Compiler, LogiCORE IP Product Guide, PG149","year":"2018"},{"key":"ref34","first-page":"24","article-title":"A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs","volume-title":"Proc. 31st Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Pagani"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2218630"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.03.001"},{"key":"ref37","first-page":"29","article-title":"Hardware performance sniffers for embedded systems profiling","volume-title":"Proc. 12th Int. Workshop Intell. Solutions Embedded Syst. (WISES)","author":"Moro"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.10"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647792"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763319"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878210"},{"key":"ref42","volume-title":"AXI Protocol Firewall IP V1.1, PG293","year":"2021"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9928799\/09852740.pdf?arnumber=9852740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T04:41:40Z","timestamp":1709354500000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9852740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":42,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3197343","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}