{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T18:05:58Z","timestamp":1759514758267,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tcad.2022.3197493","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:55:15Z","timestamp":1667512515000},"page":"4112-4123","source":"Crossref","is-referenced-by-count":3,"title":["Memory-Computing Decoupling: A DNN Multitasking Accelerator With Adaptive Data Arrangement"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9595-9959","authenticated-orcid":false,"given":"Chuxi","family":"Li","sequence":"first","affiliation":[{"name":"Engineering and Research Center of Embedded Systems Integration, Ministry of Education of China, School of Computer Science, Northwestern Polytechnical University, Xi&#x2019;an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6190-8077","authenticated-orcid":false,"given":"Xiaoya","family":"Fan","sequence":"additional","affiliation":[{"name":"Engineering and Research Center of Embedded Systems Integration, Ministry of Education of China, School of Computer Science, Northwestern Polytechnical University, Xi&#x2019;an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1576-0304","authenticated-orcid":false,"given":"Xiaoti","family":"Wu","sequence":"additional","affiliation":[{"name":"Engineering and Research Center of Embedded Systems Integration, Ministry of Education of China, School of Computer Science, Northwestern Polytechnical University, Xi&#x2019;an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9525-2096","authenticated-orcid":false,"given":"Zhao","family":"Yang","sequence":"additional","affiliation":[{"name":"Engineering and Research Center of Embedded Systems Integration, Ministry of Education of China, School of Computer Science, Northwestern Polytechnical University, Xi&#x2019;an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3277-7204","authenticated-orcid":false,"given":"Miao","family":"Wang","sequence":"additional","affiliation":[{"name":"Engineering and Research Center of Embedded Systems Integration, Ministry of Education of China, School of Computer Science, Northwestern Polytechnical University, Xi&#x2019;an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0637-249X","authenticated-orcid":false,"given":"Meng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Engineering and Research Center of Embedded Systems Integration, Ministry of Education of China, School of Computer Science, Northwestern Polytechnical University, Xi&#x2019;an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2854-729X","authenticated-orcid":false,"given":"Shengbing","family":"Zhang","sequence":"additional","affiliation":[{"name":"Engineering and Research Center of Embedded Systems Integration, Ministry of Education of China, School of Computer Science, Northwestern Polytechnical University, Xi&#x2019;an, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3180155.3180220"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00451"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00803"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037698"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378514"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00062"},{"key":"ref12","first-page":"1","article-title":"Multi-task zipping via layer-wise neuron sharing","volume-title":"Proc. 32nd Int. Conf. Neural Inf. Process. Syst. (NIPS)","volume":"31","author":"He"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2016.90"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461514"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783754"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.19"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/pbpc042e_ch2"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isca45697.2020.00081"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00062"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00056"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431536"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9928799\/09925696.pdf?arnumber=9925696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T05:12:25Z","timestamp":1706073145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9925696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3197493","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}